When a core enters a clock off or power down state its CP0 counter will
be stopped along with it.
Signed-off-by: Paul Burton <paul.burton@imgtec.com>