Skip to content

L
linux
Commit 1409ce03 authored by Olof Johansson's avatar Olof Johansson
Browse files
Options

Merge tag 'socfpga_dts_for_v4.12' of... 

Merge tag 'socfpga_dts_for_v4.12' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into next/dt

SoCFPGA DTS updates for v4.12
- Clean-up:
	- Add clock/memory nodes
	- Add labels for CPU nodes
	- Remove unused unit names and reg
	- Remove unused skeleton.dtsi
- Add support for PMU
- Add QSPI for sodia board
- Add Reset controller for Arria10

* tag 'socfpga_dts_for_v4.12' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  ARM: dts: socfpga: Add Devkit A10-SR Reset Controller
  ARM: dts: socfpga: sodia: enable qspi
  ARM: dts: socfpga: Add support for PMU
  ARM: dts: socfpga: Add labels for CPU nodes
  ARM: dts: socfpga: Do not include skeleton.dtsi
  ARM: dts: socfpga: Remove unit name for LEDs in EBV SOCrates
  ARM: dts: socfpga: Remove unneeded reg from stmpe_touchscreen
  ARM: dts: socfpga: Remove unneeded unit names
  ARM: dts: socfpga: Add unit name to memory nodes
  ARM: dts: socfpga: Add unit name to clock nodes
Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parents b68d58a8 7fed0cbf
Hide whitespace changes
Inline Side-by-side
Showing with 96 additions and 64 deletions
arch/arm/boot/dts/socfpga.dtsi
View file @ 1409ce03
...@@ -15,7 +15,6 @@ ...@@ -15,7 +15,6 @@
* along with this program. If not, see <http://www.gnu.org/licenses/>. * along with this program. If not, see <http://www.gnu.org/licenses/>.
*/ */
#include "skeleton.dtsi"
#include <dt-bindings/reset/altr,rst-mgr.h> #include <dt-bindings/reset/altr,rst-mgr.h>
/ { / {
...@@ -38,13 +37,13 @@ cpus { ...@@ -38,13 +37,13 @@ cpus {
#size-cells = <0>; #size-cells = <0>;
enable-method = "altr,socfpga-smp"; enable-method = "altr,socfpga-smp";
cpu@0 { cpu0: cpu@0 {
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
device_type = "cpu"; device_type = "cpu";
reg = <0>; reg = <0>;
next-level-cache = <&L2>; next-level-cache = <&L2>;
}; };
cpu@1 { cpu1: cpu@1 {
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
device_type = "cpu"; device_type = "cpu";
reg = <1>; reg = <1>;
...@@ -52,6 +51,15 @@ cpu@1 { ...@@ -52,6 +51,15 @@ cpu@1 {
}; };
}; };
pmu: pmu@ff111000 {
compatible = "arm,cortex-a9-pmu";
interrupt-parent = <&intc>;
interrupts = <0 176 4>, <0 177 4>;
interrupt-affinity = <&cpu0>, <&cpu1>;
reg = <0xff111000 0x1000>,
<0xff113000 0x1000>;
};
intc: intc@fffed000 { intc: intc@fffed000 {
compatible = "arm,cortex-a9-gic"; compatible = "arm,cortex-a9-gic";
#interrupt-cells = <3>; #interrupt-cells = <3>;
...@@ -145,7 +153,7 @@ f2s_sdram_ref_clk: f2s_sdram_ref_clk { ...@@ -145,7 +153,7 @@ f2s_sdram_ref_clk: f2s_sdram_ref_clk {
compatible = "fixed-clock"; compatible = "fixed-clock";
}; };
main_pll: main_pll { main_pll: main_pll@40 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#clock-cells = <0>; #clock-cells = <0>;
...@@ -153,7 +161,7 @@ main_pll: main_pll { ...@@ -153,7 +161,7 @@ main_pll: main_pll {
clocks = <&osc1>; clocks = <&osc1>;
reg = <0x40>; reg = <0x40>;
mpuclk: mpuclk { mpuclk: mpuclk@48 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
...@@ -161,7 +169,7 @@ mpuclk: mpuclk { ...@@ -161,7 +169,7 @@ mpuclk: mpuclk {
reg = <0x48>; reg = <0x48>;
}; };
mainclk: mainclk { mainclk: mainclk@4c {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
...@@ -169,7 +177,7 @@ mainclk: mainclk { ...@@ -169,7 +177,7 @@ mainclk: mainclk {
reg = <0x4C>; reg = <0x4C>;
}; };
dbg_base_clk: dbg_base_clk { dbg_base_clk: dbg_base_clk@50 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&main_pll>, <&osc1>; clocks = <&main_pll>, <&osc1>;
...@@ -177,21 +185,21 @@ dbg_base_clk: dbg_base_clk { ...@@ -177,21 +185,21 @@ dbg_base_clk: dbg_base_clk {
reg = <0x50>; reg = <0x50>;
}; };
main_qspi_clk: main_qspi_clk { main_qspi_clk: main_qspi_clk@54 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x54>; reg = <0x54>;
}; };
main_nand_sdmmc_clk: main_nand_sdmmc_clk { main_nand_sdmmc_clk: main_nand_sdmmc_clk@58 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x58>; reg = <0x58>;
}; };
cfg_h2f_usr0_clk: cfg_h2f_usr0_clk { cfg_h2f_usr0_clk: cfg_h2f_usr0_clk@5c {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
...@@ -199,7 +207,7 @@ cfg_h2f_usr0_clk: cfg_h2f_usr0_clk { ...@@ -199,7 +207,7 @@ cfg_h2f_usr0_clk: cfg_h2f_usr0_clk {
}; };
}; };
periph_pll: periph_pll { periph_pll: periph_pll@80 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#clock-cells = <0>; #clock-cells = <0>;
...@@ -207,42 +215,42 @@ periph_pll: periph_pll { ...@@ -207,42 +215,42 @@ periph_pll: periph_pll {
clocks = <&osc1>, <&osc2>, <&f2s_periph_ref_clk>; clocks = <&osc1>, <&osc2>, <&f2s_periph_ref_clk>;
reg = <0x80>; reg = <0x80>;
emac0_clk: emac0_clk { emac0_clk: emac0_clk@88 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0x88>; reg = <0x88>;
}; };
emac1_clk: emac1_clk { emac1_clk: emac1_clk@8c {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0x8C>; reg = <0x8C>;
}; };
per_qspi_clk: per_qsi_clk { per_qspi_clk: per_qsi_clk@90 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0x90>; reg = <0x90>;
}; };
per_nand_mmc_clk: per_nand_mmc_clk { per_nand_mmc_clk: per_nand_mmc_clk@94 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0x94>; reg = <0x94>;
}; };
per_base_clk: per_base_clk { per_base_clk: per_base_clk@98 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0x98>; reg = <0x98>;
}; };
h2f_usr1_clk: h2f_usr1_clk { h2f_usr1_clk: h2f_usr1_clk@9c {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
...@@ -250,7 +258,7 @@ h2f_usr1_clk: h2f_usr1_clk { ...@@ -250,7 +258,7 @@ h2f_usr1_clk: h2f_usr1_clk {
}; };
}; };
sdram_pll: sdram_pll { sdram_pll: sdram_pll@c0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#clock-cells = <0>; #clock-cells = <0>;
...@@ -258,28 +266,28 @@ sdram_pll: sdram_pll { ...@@ -258,28 +266,28 @@ sdram_pll: sdram_pll {
clocks = <&osc1>, <&osc2>, <&f2s_sdram_ref_clk>; clocks = <&osc1>, <&osc2>, <&f2s_sdram_ref_clk>;
reg = <0xC0>; reg = <0xC0>;
ddr_dqs_clk: ddr_dqs_clk { ddr_dqs_clk: ddr_dqs_clk@c8 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&sdram_pll>; clocks = <&sdram_pll>;
reg = <0xC8>; reg = <0xC8>;
}; };
ddr_2x_dqs_clk: ddr_2x_dqs_clk { ddr_2x_dqs_clk: ddr_2x_dqs_clk@cc {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&sdram_pll>; clocks = <&sdram_pll>;
reg = <0xCC>; reg = <0xCC>;
}; };
ddr_dq_clk: ddr_dq_clk { ddr_dq_clk: ddr_dq_clk@d0 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&sdram_pll>; clocks = <&sdram_pll>;
reg = <0xD0>; reg = <0xD0>;
}; };
h2f_usr2_clk: h2f_usr2_clk { h2f_usr2_clk: h2f_usr2_clk@d4 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-perip-clk"; compatible = "altr,socfpga-perip-clk";
clocks = <&sdram_pll>; clocks = <&sdram_pll>;
...@@ -678,7 +686,7 @@ i2c3: i2c@ffc07000 { ...@@ -678,7 +686,7 @@ i2c3: i2c@ffc07000 {
status = "disabled"; status = "disabled";
}; };
eccmgr: eccmgr@ffd08140 { eccmgr: eccmgr {
compatible = "altr,socfpga-ecc-manager"; compatible = "altr,socfpga-ecc-manager";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
...@@ -879,7 +887,7 @@ uart1: serial1@ffc03000 { ...@@ -879,7 +887,7 @@ uart1: serial1@ffc03000 {
dma-names = "tx", "rx"; dma-names = "tx", "rx";
}; };
usbphy0: usbphy@0 { usbphy0: usbphy {
#phy-cells = <0>; #phy-cells = <0>;
compatible = "usb-nop-xceiv"; compatible = "usb-nop-xceiv";
status = "okay"; status = "okay";
......
arch/arm/boot/dts/socfpga_arria10.dtsi
View file @ 1409ce03
...@@ -14,7 +14,6 @@ ...@@ -14,7 +14,6 @@
* this program. If not, see <http://www.gnu.org/licenses/>. * this program. If not, see <http://www.gnu.org/licenses/>.
*/ */
#include "skeleton.dtsi"
#include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/reset/altr,rst-mgr-a10.h> #include <dt-bindings/reset/altr,rst-mgr-a10.h>
...@@ -119,7 +118,7 @@ osc1: osc1 { ...@@ -119,7 +118,7 @@ osc1: osc1 {
compatible = "fixed-clock"; compatible = "fixed-clock";
}; };
main_pll: main_pll { main_pll: main_pll@40 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#clock-cells = <0>; #clock-cells = <0>;
...@@ -142,35 +141,35 @@ main_noc_base_clk: main_noc_base_clk { ...@@ -142,35 +141,35 @@ main_noc_base_clk: main_noc_base_clk {
div-reg = <0x144 0 11>; div-reg = <0x144 0 11>;
}; };
main_emaca_clk: main_emaca_clk { main_emaca_clk: main_emaca_clk@68 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x68>; reg = <0x68>;
}; };
main_emacb_clk: main_emacb_clk { main_emacb_clk: main_emacb_clk@6c {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x6C>; reg = <0x6C>;
}; };
main_emac_ptp_clk: main_emac_ptp_clk { main_emac_ptp_clk: main_emac_ptp_clk@70 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x70>; reg = <0x70>;
}; };
main_gpio_db_clk: main_gpio_db_clk { main_gpio_db_clk: main_gpio_db_clk@74 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x74>; reg = <0x74>;
}; };
main_sdmmc_clk: main_sdmmc_clk { main_sdmmc_clk: main_sdmmc_clk@78 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk" compatible = "altr,socfpga-a10-perip-clk"
; ;
...@@ -178,28 +177,28 @@ main_sdmmc_clk: main_sdmmc_clk { ...@@ -178,28 +177,28 @@ main_sdmmc_clk: main_sdmmc_clk {
reg = <0x78>; reg = <0x78>;
}; };
main_s2f_usr0_clk: main_s2f_usr0_clk { main_s2f_usr0_clk: main_s2f_usr0_clk@7c {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x7C>; reg = <0x7C>;
}; };
main_s2f_usr1_clk: main_s2f_usr1_clk { main_s2f_usr1_clk: main_s2f_usr1_clk@80 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x80>; reg = <0x80>;
}; };
main_hmc_pll_ref_clk: main_hmc_pll_ref_clk { main_hmc_pll_ref_clk: main_hmc_pll_ref_clk@84 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
reg = <0x84>; reg = <0x84>;
}; };
main_periph_ref_clk: main_periph_ref_clk { main_periph_ref_clk: main_periph_ref_clk@9c {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_pll>; clocks = <&main_pll>;
...@@ -207,7 +206,7 @@ main_periph_ref_clk: main_periph_ref_clk { ...@@ -207,7 +206,7 @@ main_periph_ref_clk: main_periph_ref_clk {
}; };
}; };
periph_pll: periph_pll { periph_pll: periph_pll@c0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#clock-cells = <0>; #clock-cells = <0>;
...@@ -230,56 +229,56 @@ peri_noc_base_clk: peri_noc_base_clk { ...@@ -230,56 +229,56 @@ peri_noc_base_clk: peri_noc_base_clk {
div-reg = <0x144 16 11>; div-reg = <0x144 16 11>;
}; };
peri_emaca_clk: peri_emaca_clk { peri_emaca_clk: peri_emaca_clk@e8 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0xE8>; reg = <0xE8>;
}; };
peri_emacb_clk: peri_emacb_clk { peri_emacb_clk: peri_emacb_clk@ec {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0xEC>; reg = <0xEC>;
}; };
peri_emac_ptp_clk: peri_emac_ptp_clk { peri_emac_ptp_clk: peri_emac_ptp_clk@f0 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0xF0>; reg = <0xF0>;
}; };
peri_gpio_db_clk: peri_gpio_db_clk { peri_gpio_db_clk: peri_gpio_db_clk@f4 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0xF4>; reg = <0xF4>;
}; };
peri_sdmmc_clk: peri_sdmmc_clk { peri_sdmmc_clk: peri_sdmmc_clk@f8 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0xF8>; reg = <0xF8>;
}; };
peri_s2f_usr0_clk: peri_s2f_usr0_clk { peri_s2f_usr0_clk: peri_s2f_usr0_clk@fc {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0xFC>; reg = <0xFC>;
}; };
peri_s2f_usr1_clk: peri_s2f_usr1_clk { peri_s2f_usr1_clk: peri_s2f_usr1_clk@100 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
reg = <0x100>; reg = <0x100>;
}; };
peri_hmc_pll_ref_clk: peri_hmc_pll_ref_clk { peri_hmc_pll_ref_clk: peri_hmc_pll_ref_clk@104 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&periph_pll>; clocks = <&periph_pll>;
...@@ -287,7 +286,7 @@ peri_hmc_pll_ref_clk: peri_hmc_pll_ref_clk { ...@@ -287,7 +286,7 @@ peri_hmc_pll_ref_clk: peri_hmc_pll_ref_clk {
}; };
}; };
mpu_free_clk: mpu_free_clk { mpu_free_clk: mpu_free_clk@60 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_mpu_base_clk>, <&peri_mpu_base_clk>, clocks = <&main_mpu_base_clk>, <&peri_mpu_base_clk>,
...@@ -296,7 +295,7 @@ mpu_free_clk: mpu_free_clk { ...@@ -296,7 +295,7 @@ mpu_free_clk: mpu_free_clk {
reg = <0x60>; reg = <0x60>;
}; };
noc_free_clk: noc_free_clk { noc_free_clk: noc_free_clk@64 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_noc_base_clk>, <&peri_noc_base_clk>, clocks = <&main_noc_base_clk>, <&peri_noc_base_clk>,
...@@ -305,7 +304,7 @@ noc_free_clk: noc_free_clk { ...@@ -305,7 +304,7 @@ noc_free_clk: noc_free_clk {
reg = <0x64>; reg = <0x64>;
}; };
s2f_user1_free_clk: s2f_user1_free_clk { s2f_user1_free_clk: s2f_user1_free_clk@104 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_s2f_usr1_clk>, <&peri_s2f_usr1_clk>, clocks = <&main_s2f_usr1_clk>, <&peri_s2f_usr1_clk>,
...@@ -314,7 +313,7 @@ s2f_user1_free_clk: s2f_user1_free_clk { ...@@ -314,7 +313,7 @@ s2f_user1_free_clk: s2f_user1_free_clk {
reg = <0x104>; reg = <0x104>;
}; };
sdmmc_free_clk: sdmmc_free_clk { sdmmc_free_clk: sdmmc_free_clk@f8 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "altr,socfpga-a10-perip-clk"; compatible = "altr,socfpga-a10-perip-clk";
clocks = <&main_sdmmc_clk>, <&peri_sdmmc_clk>, clocks = <&main_sdmmc_clk>, <&peri_sdmmc_clk>,
...@@ -649,7 +648,7 @@ ocram: sram@ffe00000 { ...@@ -649,7 +648,7 @@ ocram: sram@ffe00000 {
reg = <0xffe00000 0x40000>; reg = <0xffe00000 0x40000>;
}; };
eccmgr: eccmgr@ffd06000 { eccmgr: eccmgr {
compatible = "altr,socfpga-a10-ecc-manager"; compatible = "altr,socfpga-a10-ecc-manager";
altr,sysmgr-syscon = <&sysmgr>; altr,sysmgr-syscon = <&sysmgr>;
#address-cells = <1>; #address-cells = <1>;
...@@ -806,7 +805,7 @@ uart1: serial1@ffc02100 { ...@@ -806,7 +805,7 @@ uart1: serial1@ffc02100 {
status = "disabled"; status = "disabled";
}; };
usbphy0: usbphy@0 { usbphy0: usbphy {
#phy-cells = <0>; #phy-cells = <0>;
compatible = "usb-nop-xceiv"; compatible = "usb-nop-xceiv";
status = "okay"; status = "okay";
......
arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
View file @ 1409ce03
...@@ -30,7 +30,7 @@ chosen { ...@@ -30,7 +30,7 @@ chosen {
stdout-path = "serial0:115200n8"; stdout-path = "serial0:115200n8";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1GB */ reg = <0x0 0x40000000>; /* 1GB */
...@@ -121,6 +121,11 @@ a10sr_gpio: gpio-controller { ...@@ -121,6 +121,11 @@ a10sr_gpio: gpio-controller {
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
}; };
a10sr_rst: reset-controller {
compatible = "altr,a10sr-reset";
#reset-cells = <1>;
};
}; };
}; };
......
arch/arm/boot/dts/socfpga_arria5_socdk.dts
View file @ 1409ce03
...@@ -26,7 +26,7 @@ chosen { ...@@ -26,7 +26,7 @@ chosen {
stdout-path = "serial0:115200n8"; stdout-path = "serial0:115200n8";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1GB */ reg = <0x0 0x40000000>; /* 1GB */
......
arch/arm/boot/dts/socfpga_cyclone5_de0_sockit.dts
View file @ 1409ce03
...@@ -25,7 +25,7 @@ chosen { ...@@ -25,7 +25,7 @@ chosen {
stdout-path = "serial0:115200n8"; stdout-path = "serial0:115200n8";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1GB */ reg = <0x0 0x40000000>; /* 1GB */
......
arch/arm/boot/dts/socfpga_cyclone5_mcv.dtsi
View file @ 1409ce03
...@@ -21,7 +21,7 @@ / { ...@@ -21,7 +21,7 @@ / {
model = "Aries/DENX MCV"; model = "Aries/DENX MCV";
compatible = "altr,socfpga-cyclone5", "altr,socfpga"; compatible = "altr,socfpga-cyclone5", "altr,socfpga";
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1 GiB */ reg = <0x0 0x40000000>; /* 1 GiB */
......
arch/arm/boot/dts/socfpga_cyclone5_mcvevk.dts
View file @ 1409ce03
...@@ -71,7 +71,6 @@ stmpe1: stmpe811@41 { ...@@ -71,7 +71,6 @@ stmpe1: stmpe811@41 {
stmpe_touchscreen { stmpe_touchscreen {
compatible = "st,stmpe-ts"; compatible = "st,stmpe-ts";
reg = <0>;
ts,sample-time = <4>; ts,sample-time = <4>;
ts,mod-12b = <1>; ts,mod-12b = <1>;
ts,ref-sel = <0>; ts,ref-sel = <0>;
......
arch/arm/boot/dts/socfpga_cyclone5_socdk.dts
View file @ 1409ce03
...@@ -26,7 +26,7 @@ chosen { ...@@ -26,7 +26,7 @@ chosen {
stdout-path = "serial0:115200n8"; stdout-path = "serial0:115200n8";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1GB */ reg = <0x0 0x40000000>; /* 1GB */
......
arch/arm/boot/dts/socfpga_cyclone5_sockit.dts
View file @ 1409ce03
...@@ -26,7 +26,7 @@ chosen { ...@@ -26,7 +26,7 @@ chosen {
stdout-path = "serial0:115200n8"; stdout-path = "serial0:115200n8";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1GB */ reg = <0x0 0x40000000>; /* 1GB */
......
arch/arm/boot/dts/socfpga_cyclone5_socrates.dts
View file @ 1409ce03
...@@ -25,7 +25,7 @@ chosen { ...@@ -25,7 +25,7 @@ chosen {
bootargs = "console=ttyS0,115200"; bootargs = "console=ttyS0,115200";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1GB */ reg = <0x0 0x40000000>; /* 1GB */
...@@ -60,18 +60,18 @@ rtc: rtc@68 { ...@@ -60,18 +60,18 @@ rtc: rtc@68 {
&leds { &leds {
compatible = "gpio-leds"; compatible = "gpio-leds";
led@0 { led0 {
label = "led:green:heartbeat"; label = "led:green:heartbeat";
gpios = <&porta 28 1>; gpios = <&porta 28 1>;
linux,default-trigger = "heartbeat"; linux,default-trigger = "heartbeat";
}; };
led@1 { led1 {
label = "led:green:D7"; label = "led:green:D7";
gpios = <&portb 19 1>; gpios = <&portb 19 1>;
}; };
led@2 { led2 {
label = "led:green:D8"; label = "led:green:D8";
gpios = <&portb 25 1>; gpios = <&portb 25 1>;
}; };
......
arch/arm/boot/dts/socfpga_cyclone5_sodia.dts
View file @ 1409ce03
...@@ -28,7 +28,7 @@ chosen { ...@@ -28,7 +28,7 @@ chosen {
stdout-path = "serial0:115200n8"; stdout-path = "serial0:115200n8";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; reg = <0x0 0x40000000>;
...@@ -121,3 +121,24 @@ &mmc0 { ...@@ -121,3 +121,24 @@ &mmc0 {
&usb1 { &usb1 {
status = "okay"; status = "okay";
}; };
&qspi {
status = "okay";
flash0: n25q512a@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "n25q512a";
reg = <0>;
spi-max-frequency = <100000000>;
m25p,fast-read;
cdns,page-size = <256>;
cdns,block-size = <16>;
cdns,read-delay = <4>;
cdns,tshsl-ns = <50>;
cdns,tsd2d-ns = <50>;
cdns,tchsh-ns = <4>;
cdns,tslch-ns = <4>;
};
};
arch/arm/boot/dts/socfpga_cyclone5_vining_fpga.dts
View file @ 1409ce03
...@@ -57,7 +57,7 @@ chosen { ...@@ -57,7 +57,7 @@ chosen {
bootargs = "console=ttyS0,115200"; bootargs = "console=ttyS0,115200";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1GB */ reg = <0x0 0x40000000>; /* 1GB */
......
arch/arm/boot/dts/socfpga_vt.dts
View file @ 1409ce03
...@@ -26,7 +26,7 @@ chosen { ...@@ -26,7 +26,7 @@ chosen {
bootargs = "console=ttyS0,57600"; bootargs = "console=ttyS0,57600";
}; };
memory { memory@0 {
name = "memory"; name = "memory";
device_type = "memory"; device_type = "memory";
reg = <0x0 0x40000000>; /* 1 GB */ reg = <0x0 0x40000000>; /* 1 GB */
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7