Commit 15fd4ca4 authored by Rafał Miłecki's avatar Rafał Miłecki Committed by Lee Jones

dt-bindings: mfd: brcm,cru: Add clkset syscon

CRU has a shared register that is used e.g. to control USB 2.0 PHY block
access. It's a single 32 b register. Document it as syscon so it can be
used with a regmap.
Signed-off-by: default avatarRafał Miłecki <rafal@milecki.pl>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarLee Jones <lee.jones@linaro.org>
parent 3747a641
...@@ -39,6 +39,9 @@ patternProperties: ...@@ -39,6 +39,9 @@ patternProperties:
'^clock-controller@[a-f0-9]+$': '^clock-controller@[a-f0-9]+$':
$ref: ../clock/brcm,iproc-clocks.yaml $ref: ../clock/brcm,iproc-clocks.yaml
'^syscon@[a-f0-9]+$':
$ref: syscon.yaml
'^thermal@[a-f0-9]+$': '^thermal@[a-f0-9]+$':
$ref: ../thermal/brcm,ns-thermal.yaml $ref: ../thermal/brcm,ns-thermal.yaml
...@@ -73,6 +76,11 @@ examples: ...@@ -73,6 +76,11 @@ examples:
"iprocfast", "sata1", "sata2"; "iprocfast", "sata1", "sata2";
}; };
syscon@180 {
compatible = "brcm,cru-clkset", "syscon";
reg = <0x180 0x4>;
};
pinctrl { pinctrl {
compatible = "brcm,bcm4708-pinmux"; compatible = "brcm,bcm4708-pinmux";
offset = <0x1c0>; offset = <0x1c0>;
......
...@@ -38,6 +38,7 @@ properties: ...@@ -38,6 +38,7 @@ properties:
- allwinner,sun8i-h3-system-controller - allwinner,sun8i-h3-system-controller
- allwinner,sun8i-v3s-system-controller - allwinner,sun8i-v3s-system-controller
- allwinner,sun50i-a64-system-controller - allwinner,sun50i-a64-system-controller
- brcm,cru-clkset
- hisilicon,dsa-subctrl - hisilicon,dsa-subctrl
- hisilicon,hi6220-sramctrl - hisilicon,hi6220-sramctrl
- hisilicon,pcie-sas-subctrl - hisilicon,pcie-sas-subctrl
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment