Commit 16ce4ce3 authored by Peng Fan's avatar Peng Fan Committed by Shawn Guo

arm64: dts: imx8qxp: update pmu compatible

i.MX8QXP features four Cortex-A35 cores, use more accurate
compatible.
Signed-off-by: default avatarPeng Fan <peng.fan@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent ceec36ee
...@@ -141,7 +141,7 @@ dsp_reserved: dsp@92400000 { ...@@ -141,7 +141,7 @@ dsp_reserved: dsp@92400000 {
}; };
pmu { pmu {
compatible = "arm,armv8-pmuv3"; compatible = "arm,cortex-a35-pmu";
interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment