Commit 29939851 authored by Joakim Zhang's avatar Joakim Zhang Committed by Shawn Guo

arm64: dts: imx8mn-evk: add IR support

Add IR support on i.MX8MN EVK board.
Signed-off-by: default avatarJoakim Zhang <qiangqing.zhang@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 56e08dc3
...@@ -38,6 +38,14 @@ reg_usdhc2_vmmc: regulator-usdhc2 { ...@@ -38,6 +38,14 @@ reg_usdhc2_vmmc: regulator-usdhc2 {
gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
enable-active-high; enable-active-high;
}; };
ir-receiver {
compatible = "gpio-ir-receiver";
gpios = <&gpio1 13 GPIO_ACTIVE_LOW>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ir>;
linux,autosuspend-period = <125>;
};
}; };
&fec1 { &fec1 {
...@@ -202,6 +210,12 @@ MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16 0x19 ...@@ -202,6 +210,12 @@ MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16 0x19
>; >;
}; };
pinctrl_ir: irgrp {
fsl,pins = <
MX8MN_IOMUXC_GPIO1_IO13_GPIO1_IO13 0x4f
>;
};
pinctrl_i2c1: i2c1grp { pinctrl_i2c1: i2c1grp {
fsl,pins = < fsl,pins = <
MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3 MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment