Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
3316a83c
Commit
3316a83c
authored
Oct 20, 2011
by
Kumar Gala
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
powerpc/85xx: Add P1020RDB 36-bit address map device tree
Signed-off-by:
Kumar Gala
<
galak@kernel.crashing.org
>
parent
4e36afa7
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
66 additions
and
0 deletions
+66
-0
arch/powerpc/boot/dts/p1020rdb_36b.dts
arch/powerpc/boot/dts/p1020rdb_36b.dts
+66
-0
No files found.
arch/powerpc/boot/dts/p1020rdb_36b.dts
0 → 100644
View file @
3316a83c
/*
*
P1020
RDB
Device
Tree
Source
(
36
-
bit
address
map
)
*
*
Copyright
2009
-
2011
Freescale
Semiconductor
Inc
.
*
*
This
program
is
free
software
;
you
can
redistribute
it
and
/
or
modify
it
*
under
the
terms
of
the
GNU
General
Public
License
as
published
by
the
*
Free
Software
Foundation
;
either
version
2
of
the
License
,
or
(
at
your
*
option
)
any
later
version
.
*/
/
include
/
"fsl/p1020si-pre.dtsi"
/
{
model
=
"fsl,P1020RDB"
;
compatible
=
"fsl,P1020RDB"
;
memory
{
device_type
=
"memory"
;
};
board_lbc
:
lbc
:
localbus
@
fffe05000
{
reg
=
<
0xf
0xffe05000
0
0x1000
>;
/*
NOR
,
NAND
Flashes
and
Vitesse
5
port
L2
switch
*/
ranges
=
<
0x0
0x0
0xf
0xef000000
0x01000000
0x1
0x0
0xf
0xffa00000
0x00040000
0x2
0x0
0xf
0xffb00000
0x00020000
>;
};
board_soc
:
soc
:
soc
@
fffe00000
{
ranges
=
<
0x0
0xf
0xffe00000
0x100000
>;
};
pci0
:
pcie
@
fffe09000
{
reg
=
<
0xf
0xffe09000
0
0x1000
>;
ranges
=
<
0x2000000
0x0
0xc0000000
0xc
0x20000000
0x0
0x20000000
0x1000000
0x0
0x00000000
0xf
0xffc10000
0x0
0x10000
>;
pcie
@
0
{
ranges
=
<
0x2000000
0x0
0xc0000000
0x2000000
0x0
0xc0000000
0x0
0x20000000
0x1000000
0x0
0x0
0x1000000
0x0
0x0
0x0
0x100000
>;
};
};
pci1
:
pcie
@
fffe0a000
{
reg
=
<
0xf
0xffe0a000
0
0x1000
>;
ranges
=
<
0x2000000
0x0
0x80000000
0xc
0x00000000
0x0
0x20000000
0x1000000
0x0
0x00000000
0xf
0xffc00000
0x0
0x10000
>;
pcie
@
0
{
ranges
=
<
0x2000000
0x0
0x80000000
0x2000000
0x0
0x80000000
0x0
0x20000000
0x1000000
0x0
0x0
0x1000000
0x0
0x0
0x0
0x100000
>;
};
};
};
/
include
/
"p1020rdb.dtsi"
/
include
/
"fsl/p1020si-post.dtsi"
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment