Commit 391057d9 authored by Markos Chandras's avatar Markos Chandras Committed by Ralf Baechle

MIPS: CPC: Fix type for GCR CPC base reg for 64-bit

The GCR CPC base register is 64-bit on 64-bit processors so use the
appropriate field.
Signed-off-by: default avatarMarkos Chandras <markos.chandras@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/10645/Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 038b0f53
...@@ -23,7 +23,7 @@ static DEFINE_PER_CPU_ALIGNED(unsigned long, cpc_core_lock_flags); ...@@ -23,7 +23,7 @@ static DEFINE_PER_CPU_ALIGNED(unsigned long, cpc_core_lock_flags);
phys_addr_t __weak mips_cpc_phys_base(void) phys_addr_t __weak mips_cpc_phys_base(void)
{ {
u32 cpc_base; unsigned long cpc_base;
if (!mips_cm_present()) if (!mips_cm_present())
return 0; return 0;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment