Commit 3fd44736 authored by Kim Phillips's avatar Kim Phillips Committed by Kumar Gala

powerpc/fsl: update crypto node definition and device tree instances

delete obsolete device-type property, delete model property
(use compatible property instead), prepend "fsl," to Freescale
specific properties. Add nodes to device trees that are missing them,
and fix broken property values in other trees.
Signed-off-by: default avatarKim Phillips <kim.phillips@freescale.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent d0fc2eaa
Freescale SoC SEC Security Engines
Required properties:
- compatible : Should contain entries for this and backward compatible
SEC versions, high to low, e.g., "fsl,sec2.1", "fsl,sec2.0"
- reg : Offset and length of the register set for the device
- interrupts : the SEC's interrupt number
- fsl,num-channels : An integer representing the number of channels
available.
- fsl,channel-fifo-len : An integer representing the number of
descriptor pointers each channel fetch fifo can hold.
- fsl,exec-units-mask : The bitmask representing what execution units
(EUs) are available. It's a single 32-bit cell. EU information
should be encoded following the SEC's Descriptor Header Dword
EU_SEL0 field documentation, i.e. as follows:
bit 0 = reserved - should be 0
bit 1 = set if SEC has the ARC4 EU (AFEU)
bit 2 = set if SEC has the DES/3DES EU (DEU)
bit 3 = set if SEC has the message digest EU (MDEU/MDEU-A)
bit 4 = set if SEC has the random number generator EU (RNG)
bit 5 = set if SEC has the public key EU (PKEU)
bit 6 = set if SEC has the AES EU (AESU)
bit 7 = set if SEC has the Kasumi EU (KEU)
bit 8 = set if SEC has the CRC EU (CRCU)
bit 11 = set if SEC has the message digest EU extended alg set (MDEU-B)
remaining bits are reserved for future SEC EUs.
- fsl,descriptor-types-mask : The bitmask representing what descriptors
are available. It's a single 32-bit cell. Descriptor type information
should be encoded following the SEC's Descriptor Header Dword DESC_TYPE
field documentation, i.e. as follows:
bit 0 = set if SEC supports the aesu_ctr_nonsnoop desc. type
bit 1 = set if SEC supports the ipsec_esp descriptor type
bit 2 = set if SEC supports the common_nonsnoop desc. type
bit 3 = set if SEC supports the 802.11i AES ccmp desc. type
bit 4 = set if SEC supports the hmac_snoop_no_afeu desc. type
bit 5 = set if SEC supports the srtp descriptor type
bit 6 = set if SEC supports the non_hmac_snoop_no_afeu desc.type
bit 7 = set if SEC supports the pkeu_assemble descriptor type
bit 8 = set if SEC supports the aesu_key_expand_output desc.type
bit 9 = set if SEC supports the pkeu_ptmul descriptor type
bit 10 = set if SEC supports the common_nonsnoop_afeu desc. type
bit 11 = set if SEC supports the pkeu_ptadd_dbl descriptor type
..and so on and so forth.
Optional properties:
- interrupt-parent : the phandle for the interrupt controller that
services interrupts for this device.
Example:
/* MPC8548E */
crypto@30000 {
compatible = "fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <29 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0xfe>;
fsl,descriptor-types-mask = <0x12b0ebf>;
};
...@@ -237,22 +237,15 @@ PIC: interrupt-controller@10c00 { ...@@ -237,22 +237,15 @@ PIC: interrupt-controller@10c00 {
compatible = "fsl,mpc8272-pic", "fsl,cpm2-pic"; compatible = "fsl,mpc8272-pic", "fsl,cpm2-pic";
}; };
/* May need to remove if on a part without crypto engine */
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec1.0";
model = "SEC2"; reg = <0x40000 0x13000>;
compatible = "fsl,mpc8272-talitos-sec2", interrupts = <47 0x8>;
"fsl,talitos-sec2",
"fsl,talitos",
"talitos";
reg = <0x30000 0x10000>;
interrupts = <11 8>;
interrupt-parent = <&PIC>; interrupt-parent = <&PIC>;
num-channels = <4>; fsl,num-channels = <4>;
channel-fifo-len = <24>; fsl,channel-fifo-len = <24>;
exec-units-mask = <0x7e>; fsl,exec-units-mask = <0x7e>;
/* desc mask is for rev1.x, we need runtime fixup for >=2.x */ fsl,descriptor-types-mask = <0x1010415>;
descriptor-types-mask = <0x1010ebf>;
}; };
}; };
......
...@@ -254,17 +254,14 @@ serial1: serial@4600 { ...@@ -254,17 +254,14 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.2", "fsl,sec2.1", "fsl,sec2.0";
model = "SEC2"; reg = <0x30000 0x10000>;
compatible = "talitos";
reg = <0x30000 0x7000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 2.2 */ fsl,num-channels = <1>;
num-channels = <1>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x4c>;
exec-units-mask = <0x0000004c>; fsl,descriptor-types-mask = <0x0122003f>;
descriptor-types-mask = <0x0122003f>;
}; };
/* IPIC /* IPIC
......
...@@ -241,17 +241,16 @@ serial1: serial@4600 { ...@@ -241,17 +241,16 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
model = "SEC3"; compatible = "fsl,sec3.3", "fsl,sec3.1", "fsl,sec3.0",
device_type = "crypto"; "fsl,sec2.4", "fsl,sec2.2", "fsl,sec2.1",
compatible = "talitos"; "fsl,sec2.0";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 3.0 geometry */ fsl,num-channels = <4>;
num-channels = <4>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x97c>;
exec-units-mask = <0x000001fe>; fsl,descriptor-types-mask = <0x3ab0abf>;
descriptor-types-mask = <0x03ab0ebf>;
}; };
sata@18000 { sata@18000 {
......
...@@ -150,17 +150,14 @@ dma-channel@180 { ...@@ -150,17 +150,14 @@ dma-channel@180 {
}; };
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.2", "fsl,sec2.1", "fsl,sec2.0";
model = "SEC2"; reg = <0x30000 0x10000>;
compatible = "talitos";
reg = <0x30000 0x7000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 2.2 */ fsl,num-channels = <1>;
num-channels = <1>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x4c>;
exec-units-mask = <0x0000004c>; fsl,descriptor-types-mask = <0x0122003f>;
descriptor-types-mask = <0x0122003f>;
}; };
ipic: pic@700 { ipic: pic@700 {
......
...@@ -128,17 +128,14 @@ dma-channel@180 { ...@@ -128,17 +128,14 @@ dma-channel@180 {
}; };
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.2", "fsl,sec2.1", "fsl,sec2.0";
model = "SEC2"; reg = <0x30000 0x10000>;
compatible = "talitos";
reg = <0x30000 0x7000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 2.2 */ fsl,num-channels = <1>;
num-channels = <1>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x4c>;
exec-units-mask = <0x0000004c>; fsl,descriptor-types-mask = <0x0122003f>;
descriptor-types-mask = <0x0122003f>;
}; };
ipic:pic@700 { ipic:pic@700 {
......
...@@ -213,16 +213,14 @@ serial1: serial@4600 { ...@@ -213,16 +213,14 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.0";
model = "SEC2";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
num-channels = <4>; fsl,num-channels = <4>;
channel-fifo-len = <24>; fsl,channel-fifo-len = <24>;
exec-units-mask = <0x0000007e>; fsl,exec-units-mask = <0x7e>;
descriptor-types-mask = <0x01010ebf>; fsl,descriptor-types-mask = <0x01010ebf>;
}; };
ipic: pic@700 { ipic: pic@700 {
......
...@@ -186,16 +186,14 @@ serial1: serial@4600 { ...@@ -186,16 +186,14 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.0";
model = "SEC2";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
num-channels = <4>; fsl,num-channels = <4>;
channel-fifo-len = <24>; fsl,channel-fifo-len = <24>;
exec-units-mask = <0x0000007e>; fsl,exec-units-mask = <0x7e>;
descriptor-types-mask = <0x01010ebf>; fsl,descriptor-types-mask = <0x01010ebf>;
}; };
ipic: pic@700 { ipic: pic@700 {
......
...@@ -228,20 +228,15 @@ serial1: serial@4600 { ...@@ -228,20 +228,15 @@ serial1: serial@4600 {
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
}; };
/* May need to remove if on a part without crypto engine */
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.0";
model = "SEC2";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
num-channels = <4>; fsl,num-channels = <4>;
channel-fifo-len = <24>; fsl,channel-fifo-len = <24>;
exec-units-mask = <0x0000007e>; fsl,exec-units-mask = <0x7e>;
/* desc mask is for rev2.0, fsl,descriptor-types-mask = <0x01010ebf>;
* we need runtime fixup for >2.0 */
descriptor-types-mask = <0x01010ebf>;
}; };
/* IPIC /* IPIC
......
...@@ -154,17 +154,14 @@ dma-channel@180 { ...@@ -154,17 +154,14 @@ dma-channel@180 {
}; };
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.0";
model = "SEC2";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
num-channels = <4>; fsl,num-channels = <4>;
channel-fifo-len = <24>; fsl,channel-fifo-len = <24>;
exec-units-mask = <0x0000007e>; fsl,exec-units-mask = <0x7e>;
/* desc mask is for rev1.x, we need runtime fixup for >=2.x */ fsl,descriptor-types-mask = <0x01010ebf>;
descriptor-types-mask = <0x01010ebf>;
}; };
ipic: pic@700 { ipic: pic@700 {
......
...@@ -269,16 +269,15 @@ dma-channel@180 { ...@@ -269,16 +269,15 @@ dma-channel@180 {
}; };
crypto@30000 { crypto@30000 {
model = "SEC3"; compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
compatible = "talitos"; "fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 3.0 geometry */ fsl,num-channels = <4>;
num-channels = <4>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x9fe>;
exec-units-mask = <0x000001fe>; fsl,descriptor-types-mask = <0x3ab0ebf>;
descriptor-types-mask = <0x03ab0ebf>;
}; };
sdhc@2e000 { sdhc@2e000 {
......
...@@ -248,17 +248,15 @@ serial1: serial@4600 { ...@@ -248,17 +248,15 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
model = "SEC3"; compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
device_type = "crypto"; "fsl,sec2.1", "fsl,sec2.0";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 3.0 geometry */ fsl,num-channels = <4>;
num-channels = <4>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x9fe>;
exec-units-mask = <0x000001fe>; fsl,descriptor-types-mask = <0x3ab0ebf>;
descriptor-types-mask = <0x03ab0ebf>;
}; };
sata@18000 { sata@18000 {
......
...@@ -269,16 +269,15 @@ serial1: serial@4600 { ...@@ -269,16 +269,15 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
model = "SEC3"; compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
compatible = "talitos"; "fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 3.0 geometry */ fsl,num-channels = <4>;
num-channels = <4>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x9fe>;
exec-units-mask = <0x000001fe>; fsl,descriptor-types-mask = <0x3ab0ebf>;
descriptor-types-mask = <0x03ab0ebf>;
}; };
sdhc@2e000 { sdhc@2e000 {
......
...@@ -248,17 +248,15 @@ serial1: serial@4600 { ...@@ -248,17 +248,15 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
model = "SEC3"; compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
device_type = "crypto"; "fsl,sec2.1", "fsl,sec2.0";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 3.0 geometry */ fsl,num-channels = <4>;
num-channels = <4>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x9fe>;
exec-units-mask = <0x000001fe>; fsl,descriptor-types-mask = <0x3ab0ebf>;
descriptor-types-mask = <0x03ab0ebf>;
}; };
/* IPIC /* IPIC
......
...@@ -269,16 +269,15 @@ serial1: serial@4600 { ...@@ -269,16 +269,15 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
model = "SEC3"; compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
compatible = "talitos"; "fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 3.0 geometry */ fsl,num-channels = <4>;
num-channels = <4>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x9fe>;
exec-units-mask = <0x000001fe>; fsl,descriptor-types-mask = <0x3ab0ebf>;
descriptor-types-mask = <0x03ab0ebf>;
}; };
sdhc@2e000 { sdhc@2e000 {
......
...@@ -248,17 +248,15 @@ serial1: serial@4600 { ...@@ -248,17 +248,15 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
model = "SEC3"; compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
device_type = "crypto"; "fsl,sec2.1", "fsl,sec2.0";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
/* Rev. 3.0 geometry */ fsl,num-channels = <4>;
num-channels = <4>; fsl,channel-fifo-len = <24>;
channel-fifo-len = <24>; fsl,exec-units-mask = <0x9fe>;
exec-units-mask = <0x000001fe>; fsl,descriptor-types-mask = <0x3ab0ebf>;
descriptor-types-mask = <0x03ab0ebf>;
}; };
sata@18000 { sata@18000 {
......
...@@ -231,6 +231,18 @@ serial1: serial@4600 { ...@@ -231,6 +231,18 @@ serial1: serial@4600 {
interrupt-parent = <&mpic>; interrupt-parent = <&mpic>;
}; };
crypto@30000 {
compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
"fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2 58 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0x9fe>;
fsl,descriptor-types-mask = <0x3ab0ebf>;
};
sata@18000 { sata@18000 {
compatible = "fsl,mpc8536-sata", "fsl,pq-sata"; compatible = "fsl,mpc8536-sata", "fsl,pq-sata";
reg = <0x18000 0x1000>; reg = <0x18000 0x1000>;
......
...@@ -189,6 +189,17 @@ serial1: serial@4600 { ...@@ -189,6 +189,17 @@ serial1: serial@4600 {
interrupt-parent = <&mpic>; interrupt-parent = <&mpic>;
}; };
crypto@30000 {
compatible = "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0x7e>;
fsl,descriptor-types-mask = <0x01010ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
...@@ -210,6 +210,17 @@ global-utilities@e0000 { //global utilities block ...@@ -210,6 +210,17 @@ global-utilities@e0000 { //global utilities block
fsl,has-rstcr; fsl,has-rstcr;
}; };
crypto@30000 {
compatible = "fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0xfe>;
fsl,descriptor-types-mask = <0x12b0ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
...@@ -249,6 +249,17 @@ global-utilities@e0000 { //global utilities reg ...@@ -249,6 +249,17 @@ global-utilities@e0000 { //global utilities reg
fsl,has-rstcr; fsl,has-rstcr;
}; };
crypto@30000 {
compatible = "fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0xfe>;
fsl,descriptor-types-mask = <0x12b0ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
...@@ -189,6 +189,17 @@ serial1: serial@4600 { ...@@ -189,6 +189,17 @@ serial1: serial@4600 {
interrupt-parent = <&mpic>; interrupt-parent = <&mpic>;
}; };
crypto@30000 {
compatible = "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0x7e>;
fsl,descriptor-types-mask = <0x01010ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
...@@ -231,16 +231,14 @@ serial1: serial@4600 { ...@@ -231,16 +231,14 @@ serial1: serial@4600 {
}; };
crypto@30000 { crypto@30000 {
device_type = "crypto"; compatible = "fsl,sec2.1", "fsl,sec2.0";
model = "SEC2"; reg = <0x30000 0x10000>;
compatible = "talitos";
reg = <0x30000 0xf000>;
interrupts = <45 2>; interrupts = <45 2>;
interrupt-parent = <&mpic>; interrupt-parent = <&mpic>;
num-channels = <4>; fsl,num-channels = <4>;
channel-fifo-len = <24>; fsl,channel-fifo-len = <24>;
exec-units-mask = <0xfe>; fsl,exec-units-mask = <0xfe>;
descriptor-types-mask = <0x12b0ebf>; fsl,descriptor-types-mask = <0x12b0ebf>;
}; };
mpic: pic@40000 { mpic: pic@40000 {
......
...@@ -321,6 +321,18 @@ msi@41600 { ...@@ -321,6 +321,18 @@ msi@41600 {
interrupt-parent = <&mpic>; interrupt-parent = <&mpic>;
}; };
crypto@30000 {
compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
"fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2 58 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0x9fe>;
fsl,descriptor-types-mask = <0x3ab0ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
...@@ -221,19 +221,15 @@ serial1: serial@4600 { ...@@ -221,19 +221,15 @@ serial1: serial@4600 {
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
}; };
/* May need to remove if on a part without crypto engine */
crypto@30000 { crypto@30000 {
model = "SEC2"; compatible = "fsl,sec2.0";
compatible = "talitos";
reg = <0x30000 0x10000>; reg = <0x30000 0x10000>;
interrupts = <11 0x8>; interrupts = <11 0x8>;
interrupt-parent = <&ipic>; interrupt-parent = <&ipic>;
num-channels = <4>; fsl,num-channels = <4>;
channel-fifo-len = <24>; fsl,channel-fifo-len = <24>;
exec-units-mask = <0x0000007e>; fsl,exec-units-mask = <0x7e>;
/* desc mask is for rev2.0, fsl,descriptor-types-mask = <0x01010ebf>;
* we need runtime fixup for >2.0 */
descriptor-types-mask = <0x01010ebf>;
}; };
/* IPIC /* IPIC
......
...@@ -304,6 +304,17 @@ global-utilities@e0000 { //global utilities reg ...@@ -304,6 +304,17 @@ global-utilities@e0000 { //global utilities reg
fsl,has-rstcr; fsl,has-rstcr;
}; };
crypto@30000 {
compatible = "fsl,sec2.1", "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0xfe>;
fsl,descriptor-types-mask = <0x12b0ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
...@@ -200,6 +200,17 @@ serial1: serial@4600 { ...@@ -200,6 +200,17 @@ serial1: serial@4600 {
interrupt-parent = <&mpic>; interrupt-parent = <&mpic>;
}; };
crypto@30000 {
compatible = "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0x7e>;
fsl,descriptor-types-mask = <0x01010ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
...@@ -200,6 +200,17 @@ serial1: serial@4600 { ...@@ -200,6 +200,17 @@ serial1: serial@4600 {
interrupt-parent = <&mpic>; interrupt-parent = <&mpic>;
}; };
crypto@30000 {
compatible = "fsl,sec2.0";
reg = <0x30000 0x10000>;
interrupts = <45 2>;
interrupt-parent = <&mpic>;
fsl,num-channels = <4>;
fsl,channel-fifo-len = <24>;
fsl,exec-units-mask = <0x7e>;
fsl,descriptor-types-mask = <0x01010ebf>;
};
mpic: pic@40000 { mpic: pic@40000 {
interrupt-controller; interrupt-controller;
#address-cells = <0>; #address-cells = <0>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment