Commit 400c47d8 authored by LEROY Christophe's avatar LEROY Christophe Committed by Michael Ellerman

powerpc32: memset: only use dcbz once cache is enabled

memset() uses instruction dcbz to speed up clearing by not wasting time
loading cache line with data that will be overwritten.
Some platform like mpc52xx do no have cache active at startup and
can therefore not use memset(). Allthough no part of the code
explicitly uses memset(), GCC may make calls to it.

This patch modifies memset() such that at startup, memset()
unconditionally skip the optimised bloc that uses dcbz instruction.

Once the initial MMU is set up, in machine_init() we patch memset()
by replacing this inconditional jump by a NOP
Tested-by: default avatarThomas Gleixner <tglx@linutronix.de>
Signed-off-by: default avatarChristophe Leroy <christophe.leroy@c-s.fr>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
parent 1cd03890
...@@ -110,6 +110,8 @@ notrace unsigned long __init early_init(unsigned long dt_ptr) ...@@ -110,6 +110,8 @@ notrace unsigned long __init early_init(unsigned long dt_ptr)
* This is called very early on the boot process, after a minimal * This is called very early on the boot process, after a minimal
* MMU environment has been set up but before MMU_init is called. * MMU environment has been set up but before MMU_init is called.
*/ */
extern unsigned int memset_nocache_branch; /* Insn to be replaced by NOP */
notrace void __init machine_init(u64 dt_ptr) notrace void __init machine_init(u64 dt_ptr)
{ {
lockdep_init(); lockdep_init();
...@@ -118,6 +120,7 @@ notrace void __init machine_init(u64 dt_ptr) ...@@ -118,6 +120,7 @@ notrace void __init machine_init(u64 dt_ptr)
udbg_early_init(); udbg_early_init();
patch_instruction((unsigned int *)&memcpy, PPC_INST_NOP); patch_instruction((unsigned int *)&memcpy, PPC_INST_NOP);
patch_instruction(&memset_nocache_branch, PPC_INST_NOP);
/* Do some early initialization based on the flat device tree */ /* Do some early initialization based on the flat device tree */
early_init_devtree(__va(dt_ptr)); early_init_devtree(__va(dt_ptr));
......
...@@ -73,6 +73,10 @@ CACHELINE_MASK = (L1_CACHE_BYTES-1) ...@@ -73,6 +73,10 @@ CACHELINE_MASK = (L1_CACHE_BYTES-1)
* Use dcbz on the complete cache lines in the destination * Use dcbz on the complete cache lines in the destination
* to set them to zero. This requires that the destination * to set them to zero. This requires that the destination
* area is cacheable. -- paulus * area is cacheable. -- paulus
*
* During early init, cache might not be active yet, so dcbz cannot be used.
* We therefore skip the optimised bloc that uses dcbz. This jump is
* replaced by a nop once cache is active. This is done in machine_init()
*/ */
_GLOBAL(memset) _GLOBAL(memset)
rlwimi r4,r4,8,16,23 rlwimi r4,r4,8,16,23
...@@ -88,6 +92,8 @@ _GLOBAL(memset) ...@@ -88,6 +92,8 @@ _GLOBAL(memset)
subf r6,r0,r6 subf r6,r0,r6
cmplwi 0,r4,0 cmplwi 0,r4,0
bne 2f /* Use normal procedure if r4 is not zero */ bne 2f /* Use normal procedure if r4 is not zero */
_GLOBAL(memset_nocache_branch)
b 2f /* Skip optimised bloc until cache is enabled */
clrlwi r7,r6,32-LG_CACHELINE_BYTES clrlwi r7,r6,32-LG_CACHELINE_BYTES
add r8,r7,r5 add r8,r7,r5
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment