Skip to content

L
linux
Commit 40699b92 authored by Thierry Reding's avatar Thierry Reding
Browse files
Options

ARM: tegra: apalis: Properly align pin names 

Align pin names on subsequent lines with the first the name of the first
pin in the first line.
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 4399f40b
Hide whitespace changes
Inline Side-by-side
Showing with 76 additions and 76 deletions
arch/arm/boot/dts/tegra30-apalis.dtsi
View file @ 40699b92
...@@ -58,14 +58,14 @@ pv2 { ...@@ -58,14 +58,14 @@ pv2 {
/* Apalis BKL1_PWM */ /* Apalis BKL1_PWM */
uart3_rts_n_pc0 { uart3_rts_n_pc0 {
nvidia,pins = "uart3_rts_n_pc0"; nvidia,pins = "uart3_rts_n_pc0";
nvidia,function = "pwm0"; nvidia,function = "pwm0";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
}; };
/* BKL1_PWM_EN#, disable TPS65911 PMIC PWM backlight */ /* BKL1_PWM_EN#, disable TPS65911 PMIC PWM backlight */
uart3_cts_n_pa1 { uart3_cts_n_pa1 {
nvidia,pins = "uart3_cts_n_pa1"; nvidia,pins = "uart3_cts_n_pa1";
nvidia,function = "rsvd2"; nvidia,function = "rsvd2";
nvidia,pull = <TEGRA_PIN_PULL_UP>; nvidia,pull = <TEGRA_PIN_PULL_UP>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -73,10 +73,10 @@ uart3_cts_n_pa1 { ...@@ -73,10 +73,10 @@ uart3_cts_n_pa1 {
/* Apalis CAN1 on SPI6 */ /* Apalis CAN1 on SPI6 */
spi2_cs0_n_px3 { spi2_cs0_n_px3 {
nvidia,pins = "spi2_cs0_n_px3", nvidia,pins = "spi2_cs0_n_px3",
"spi2_miso_px1", "spi2_miso_px1",
"spi2_mosi_px0", "spi2_mosi_px0",
"spi2_sck_px2"; "spi2_sck_px2";
nvidia,function = "spi6"; nvidia,function = "spi6";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -92,10 +92,10 @@ spi2_cs1_n_pw2 { ...@@ -92,10 +92,10 @@ spi2_cs1_n_pw2 {
/* Apalis CAN2 on SPI4 */ /* Apalis CAN2 on SPI4 */
gmi_a16_pj7 { gmi_a16_pj7 {
nvidia,pins = "gmi_a16_pj7", nvidia,pins = "gmi_a16_pj7",
"gmi_a17_pb0", "gmi_a17_pb0",
"gmi_a18_pb1", "gmi_a18_pb1",
"gmi_a19_pk7"; "gmi_a19_pk7";
nvidia,function = "spi4"; nvidia,function = "spi4";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -111,7 +111,7 @@ spi2_cs2_n_pw3 { ...@@ -111,7 +111,7 @@ spi2_cs2_n_pw3 {
/* Apalis Digital Audio */ /* Apalis Digital Audio */
clk1_req_pee2 { clk1_req_pee2 {
nvidia,pins = "clk1_req_pee2"; nvidia,pins = "clk1_req_pee2";
nvidia,function = "hda"; nvidia,function = "hda";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -124,10 +124,10 @@ clk2_out_pw5 { ...@@ -124,10 +124,10 @@ clk2_out_pw5 {
nvidia,enable-input = <TEGRA_PIN_DISABLE>; nvidia,enable-input = <TEGRA_PIN_DISABLE>;
}; };
dap1_fs_pn0 { dap1_fs_pn0 {
nvidia,pins = "dap1_fs_pn0", nvidia,pins = "dap1_fs_pn0",
"dap1_din_pn1", "dap1_din_pn1",
"dap1_dout_pn2", "dap1_dout_pn2",
"dap1_sclk_pn3"; "dap1_sclk_pn3";
nvidia,function = "hda"; nvidia,function = "hda";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -147,21 +147,21 @@ cam_i2c_scl_pbb1 { ...@@ -147,21 +147,21 @@ cam_i2c_scl_pbb1 {
/* Apalis MMC1 */ /* Apalis MMC1 */
sdmmc3_clk_pa6 { sdmmc3_clk_pa6 {
nvidia,pins = "sdmmc3_clk_pa6", nvidia,pins = "sdmmc3_clk_pa6",
"sdmmc3_cmd_pa7"; "sdmmc3_cmd_pa7";
nvidia,function = "sdmmc3"; nvidia,function = "sdmmc3";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
}; };
sdmmc3_dat0_pb7 { sdmmc3_dat0_pb7 {
nvidia,pins = "sdmmc3_dat0_pb7", nvidia,pins = "sdmmc3_dat0_pb7",
"sdmmc3_dat1_pb6", "sdmmc3_dat1_pb6",
"sdmmc3_dat2_pb5", "sdmmc3_dat2_pb5",
"sdmmc3_dat3_pb4", "sdmmc3_dat3_pb4",
"sdmmc3_dat4_pd1", "sdmmc3_dat4_pd1",
"sdmmc3_dat5_pd0", "sdmmc3_dat5_pd0",
"sdmmc3_dat6_pd3", "sdmmc3_dat6_pd3",
"sdmmc3_dat7_pd4"; "sdmmc3_dat7_pd4";
nvidia,function = "sdmmc3"; nvidia,function = "sdmmc3";
nvidia,pull = <TEGRA_PIN_PULL_UP>; nvidia,pull = <TEGRA_PIN_PULL_UP>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -177,7 +177,7 @@ pv3 { ...@@ -177,7 +177,7 @@ pv3 {
/* Apalis PWM1 */ /* Apalis PWM1 */
pu6 { pu6 {
nvidia,pins = "pu6"; nvidia,pins = "pu6";
nvidia,function = "pwm3"; nvidia,function = "pwm3";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -185,7 +185,7 @@ pu6 { ...@@ -185,7 +185,7 @@ pu6 {
/* Apalis PWM2 */ /* Apalis PWM2 */
pu5 { pu5 {
nvidia,pins = "pu5"; nvidia,pins = "pu5";
nvidia,function = "pwm2"; nvidia,function = "pwm2";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -193,7 +193,7 @@ pu5 { ...@@ -193,7 +193,7 @@ pu5 {
/* Apalis PWM3 */ /* Apalis PWM3 */
pu4 { pu4 {
nvidia,pins = "pu4"; nvidia,pins = "pu4";
nvidia,function = "pwm1"; nvidia,function = "pwm1";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -201,7 +201,7 @@ pu4 { ...@@ -201,7 +201,7 @@ pu4 {
/* Apalis PWM4 */ /* Apalis PWM4 */
pu3 { pu3 {
nvidia,pins = "pu3"; nvidia,pins = "pu3";
nvidia,function = "pwm0"; nvidia,function = "pwm0";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -223,11 +223,11 @@ sdmmc1_clk_pz0 { ...@@ -223,11 +223,11 @@ sdmmc1_clk_pz0 {
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
}; };
sdmmc1_cmd_pz1 { sdmmc1_cmd_pz1 {
nvidia,pins = "sdmmc1_cmd_pz1", nvidia,pins = "sdmmc1_cmd_pz1",
"sdmmc1_dat0_py7", "sdmmc1_dat0_py7",
"sdmmc1_dat1_py6", "sdmmc1_dat1_py6",
"sdmmc1_dat2_py5", "sdmmc1_dat2_py5",
"sdmmc1_dat3_py4"; "sdmmc1_dat3_py4";
nvidia,function = "sdmmc1"; nvidia,function = "sdmmc1";
nvidia,pull = <TEGRA_PIN_PULL_UP>; nvidia,pull = <TEGRA_PIN_PULL_UP>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -243,10 +243,10 @@ clk2_req_pcc5 { ...@@ -243,10 +243,10 @@ clk2_req_pcc5 {
/* Apalis SPI1 */ /* Apalis SPI1 */
spi1_sck_px5 { spi1_sck_px5 {
nvidia,pins = "spi1_sck_px5", nvidia,pins = "spi1_sck_px5",
"spi1_mosi_px4", "spi1_mosi_px4",
"spi1_miso_px7", "spi1_miso_px7",
"spi1_cs0_n_px6"; "spi1_cs0_n_px6";
nvidia,function = "spi1"; nvidia,function = "spi1";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -254,10 +254,10 @@ spi1_sck_px5 { ...@@ -254,10 +254,10 @@ spi1_sck_px5 {
/* Apalis SPI2 */ /* Apalis SPI2 */
lcd_sck_pz4 { lcd_sck_pz4 {
nvidia,pins = "lcd_sck_pz4", nvidia,pins = "lcd_sck_pz4",
"lcd_sdout_pn5", "lcd_sdout_pn5",
"lcd_sdin_pz2", "lcd_sdin_pz2",
"lcd_cs0_n_pn4"; "lcd_cs0_n_pn4";
nvidia,function = "spi5"; nvidia,function = "spi5";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -265,14 +265,14 @@ lcd_sck_pz4 { ...@@ -265,14 +265,14 @@ lcd_sck_pz4 {
/* Apalis UART1 */ /* Apalis UART1 */
ulpi_data0 { ulpi_data0 {
nvidia,pins = "ulpi_data0_po1", nvidia,pins = "ulpi_data0_po1",
"ulpi_data1_po2", "ulpi_data1_po2",
"ulpi_data2_po3", "ulpi_data2_po3",
"ulpi_data3_po4", "ulpi_data3_po4",
"ulpi_data4_po5", "ulpi_data4_po5",
"ulpi_data5_po6", "ulpi_data5_po6",
"ulpi_data6_po7", "ulpi_data6_po7",
"ulpi_data7_po0"; "ulpi_data7_po0";
nvidia,function = "uarta"; nvidia,function = "uarta";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -280,10 +280,10 @@ ulpi_data0 { ...@@ -280,10 +280,10 @@ ulpi_data0 {
/* Apalis UART2 */ /* Apalis UART2 */
ulpi_clk_py0 { ulpi_clk_py0 {
nvidia,pins = "ulpi_clk_py0", nvidia,pins = "ulpi_clk_py0",
"ulpi_dir_py1", "ulpi_dir_py1",
"ulpi_nxt_py2", "ulpi_nxt_py2",
"ulpi_stp_py3"; "ulpi_stp_py3";
nvidia,function = "uartd"; nvidia,function = "uartd";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -291,8 +291,8 @@ ulpi_clk_py0 { ...@@ -291,8 +291,8 @@ ulpi_clk_py0 {
/* Apalis UART3 */ /* Apalis UART3 */
uart2_rxd_pc3 { uart2_rxd_pc3 {
nvidia,pins = "uart2_rxd_pc3", nvidia,pins = "uart2_rxd_pc3",
"uart2_txd_pc2"; "uart2_txd_pc2";
nvidia,function = "uartb"; nvidia,function = "uartb";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -300,8 +300,8 @@ uart2_rxd_pc3 { ...@@ -300,8 +300,8 @@ uart2_rxd_pc3 {
/* Apalis UART4 */ /* Apalis UART4 */
uart3_rxd_pw7 { uart3_rxd_pw7 {
nvidia,pins = "uart3_rxd_pw7", nvidia,pins = "uart3_rxd_pw7",
"uart3_txd_pw6"; "uart3_txd_pw6";
nvidia,function = "uartc"; nvidia,function = "uartc";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -337,21 +337,21 @@ pv1 { ...@@ -337,21 +337,21 @@ pv1 {
/* eMMC (On-module) */ /* eMMC (On-module) */
sdmmc4_clk_pcc4 { sdmmc4_clk_pcc4 {
nvidia,pins = "sdmmc4_clk_pcc4", nvidia,pins = "sdmmc4_clk_pcc4",
"sdmmc4_rst_n_pcc3"; "sdmmc4_rst_n_pcc3";
nvidia,function = "sdmmc4"; nvidia,function = "sdmmc4";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
}; };
sdmmc4_dat0_paa0 { sdmmc4_dat0_paa0 {
nvidia,pins = "sdmmc4_dat0_paa0", nvidia,pins = "sdmmc4_dat0_paa0",
"sdmmc4_dat1_paa1", "sdmmc4_dat1_paa1",
"sdmmc4_dat2_paa2", "sdmmc4_dat2_paa2",
"sdmmc4_dat3_paa3", "sdmmc4_dat3_paa3",
"sdmmc4_dat4_paa4", "sdmmc4_dat4_paa4",
"sdmmc4_dat5_paa5", "sdmmc4_dat5_paa5",
"sdmmc4_dat6_paa6", "sdmmc4_dat6_paa6",
"sdmmc4_dat7_paa7"; "sdmmc4_dat7_paa7";
nvidia,function = "sdmmc4"; nvidia,function = "sdmmc4";
nvidia,pull = <TEGRA_PIN_PULL_UP>; nvidia,pull = <TEGRA_PIN_PULL_UP>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -359,10 +359,10 @@ sdmmc4_dat0_paa0 { ...@@ -359,10 +359,10 @@ sdmmc4_dat0_paa0 {
/* LVDS Transceiver Configuration */ /* LVDS Transceiver Configuration */
pbb0 { pbb0 {
nvidia,pins = "pbb0", nvidia,pins = "pbb0",
"pbb7", "pbb7",
"pcc1", "pcc1",
"pcc2"; "pcc2";
nvidia,function = "rsvd2"; nvidia,function = "rsvd2";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
...@@ -370,10 +370,10 @@ pbb0 { ...@@ -370,10 +370,10 @@ pbb0 {
nvidia,lock = <TEGRA_PIN_DISABLE>; nvidia,lock = <TEGRA_PIN_DISABLE>;
}; };
pbb3 { pbb3 {
nvidia,pins = "pbb3", nvidia,pins = "pbb3",
"pbb4", "pbb4",
"pbb5", "pbb5",
"pbb6"; "pbb6";
nvidia,function = "displayb"; nvidia,function = "displayb";
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7