Commit 4255db14 authored by Jeremy McNicoll's avatar Jeremy McNicoll Committed by Andy Gross

arm64: dts: smem enablement for msm8992

SMEM allows various subsystems/processors to share
memory/data (heap format) in order to enable various
peripherals.
Signed-off-by: default avatarJeremy McNicoll <jeremymc@redhat.com>
Signed-off-by: default avatarAndy Gross <andy.gross@linaro.org>
parent 75a3f782
...@@ -79,6 +79,19 @@ vreg_vph_pwr: vreg-vph-pwr { ...@@ -79,6 +79,19 @@ vreg_vph_pwr: vreg-vph-pwr {
regulator-always-on; regulator-always-on;
}; };
sfpb_mutex: hwmutex {
compatible = "qcom,sfpb-mutex";
syscon = <&sfpb_mutex_regs 0x0 0x100>;
#hwlock-cells = <1>;
};
smem {
compatible = "qcom,smem";
memory-region = <&smem_region>;
qcom,rpm-msg-ram = <&rpm_msg_ram>;
hwlocks = <&sfpb_mutex 3>;
};
soc { soc {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
...@@ -93,6 +106,11 @@ intc: interrupt-controller@f9000000 { ...@@ -93,6 +106,11 @@ intc: interrupt-controller@f9000000 {
<0xf9002000 0x1000>; <0xf9002000 0x1000>;
}; };
apcs: syscon@f900d000 {
compatible = "syscon";
reg = <0xf900d000 0x2000>;
};
timer@f9020000 { timer@f9020000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
...@@ -183,12 +201,36 @@ clock_gcc: clock-controller@fc400000 { ...@@ -183,12 +201,36 @@ clock_gcc: clock-controller@fc400000 {
#power-domain-cells = <1>; #power-domain-cells = <1>;
reg = <0xfc400000 0x2000>; reg = <0xfc400000 0x2000>;
}; };
rpm_msg_ram: memory@fc428000 {
compatible = "qcom,rpm-msg-ram";
reg = <0xfc428000 0x4000>;
};
sfpb_mutex_regs: syscon@fd484000 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "syscon";
reg = <0xfd484000 0x400>;
};
}; };
memory { memory {
device_type = "memory"; device_type = "memory";
reg = <0 0 0 0>; // bootloader will update reg = <0 0 0 0>; // bootloader will update
}; };
reserved-memory {
#address-cells = <2>;
#size-cells = <2>;
ranges;
smem_region: smem@6a00000 {
reg = <0x0 0x6a00000 0x0 0x200000>;
no-map;
};
};
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment