Skip to content

L
linux
Commit 458ebdbb authored by David Heidelberg's avatar David Heidelberg Committed by Bjorn Andersson
Browse files
Options

arm64: dts: qcom: timer should use only 32-bit size 

There's no reason the timer needs > 32-bits of address or size.
Since we using 32-bit size, we need to define ranges properly.

Fixes warnings as:
```
arch/arm64/boot/dts/qcom/sdm845-oneplus-fajita.dt.yaml: timer@17c90000: #size-cells:0:0: 1 was expected
        From schema: Documentation/devicetree/bindings/timer/arm,arch_timer_mmio.yaml
```
Signed-off-by: default avatarDavid Heidelberg <david@ixit.cz>
Signed-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20220626105800.35586-1-david@ixit.cz
parent 0e3e6546
Hide whitespace changes
Inline Side-by-side
Showing with 99 additions and 99 deletions
arch/arm64/boot/dts/qcom/ipq6018.dtsi
View file @ 458ebdbb
...@@ -525,9 +525,9 @@ timer { ...@@ -525,9 +525,9 @@ timer {
}; };
timer@b120000 { timer@b120000 {
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x10000000>;
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
reg = <0x0 0x0b120000 0x0 0x1000>; reg = <0x0 0x0b120000 0x0 0x1000>;
...@@ -535,49 +535,49 @@ frame@b120000 { ...@@ -535,49 +535,49 @@ frame@b120000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x0b121000 0x0 0x1000>, reg = <0x0b121000 0x1000>,
<0x0 0x0b122000 0x0 0x1000>; <0x0b122000 0x1000>;
}; };
frame@b123000 { frame@b123000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0xb123000 0x0 0x1000>; reg = <0x0b123000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@b124000 { frame@b124000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x0b124000 0x0 0x1000>; reg = <0x0b124000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@b125000 { frame@b125000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x0b125000 0x0 0x1000>; reg = <0x0b125000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@b126000 { frame@b126000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x0b126000 0x0 0x1000>; reg = <0x0b126000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@b127000 { frame@b127000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x0b127000 0x0 0x1000>; reg = <0x0b127000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@b128000 { frame@b128000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x0b128000 0x0 0x1000>; reg = <0x0b128000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sc7180.dtsi
View file @ 458ebdbb
...@@ -3379,9 +3379,9 @@ watchdog@17c10000 { ...@@ -3379,9 +3379,9 @@ watchdog@17c10000 {
}; };
timer@17c20000{ timer@17c20000{
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
reg = <0 0x17c20000 0 0x1000>; reg = <0 0x17c20000 0 0x1000>;
...@@ -3389,49 +3389,49 @@ frame@17c21000 { ...@@ -3389,49 +3389,49 @@ frame@17c21000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c21000 0 0x1000>, reg = <0x17c21000 0x1000>,
<0 0x17c22000 0 0x1000>; <0x17c22000 0x1000>;
}; };
frame@17c23000 { frame@17c23000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c23000 0 0x1000>; reg = <0x17c23000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c25000 { frame@17c25000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c25000 0 0x1000>; reg = <0x17c25000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c27000 { frame@17c27000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c27000 0 0x1000>; reg = <0x17c27000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c29000 { frame@17c29000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c29000 0 0x1000>; reg = <0x17c29000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2b000 { frame@17c2b000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c2b000 0 0x1000>; reg = <0x17c2b000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2d000 { frame@17c2d000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c2d000 0 0x1000>; reg = <0x17c2d000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sc7280.dtsi
View file @ 458ebdbb
...@@ -4898,9 +4898,9 @@ watchdog@17c10000 { ...@@ -4898,9 +4898,9 @@ watchdog@17c10000 {
}; };
timer@17c20000 { timer@17c20000 {
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
reg = <0 0x17c20000 0 0x1000>; reg = <0 0x17c20000 0 0x1000>;
...@@ -4908,49 +4908,49 @@ frame@17c21000 { ...@@ -4908,49 +4908,49 @@ frame@17c21000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c21000 0 0x1000>, reg = <0x17c21000 0x1000>,
<0 0x17c22000 0 0x1000>; <0x17c22000 0x1000>;
}; };
frame@17c23000 { frame@17c23000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c23000 0 0x1000>; reg = <0x17c23000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c25000 { frame@17c25000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c25000 0 0x1000>; reg = <0x17c25000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c27000 { frame@17c27000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c27000 0 0x1000>; reg = <0x17c27000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c29000 { frame@17c29000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c29000 0 0x1000>; reg = <0x17c29000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2b000 { frame@17c2b000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c2b000 0 0x1000>; reg = <0x17c2b000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2d000 { frame@17c2d000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17c2d000 0 0x1000>; reg = <0x17c2d000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sdm845.dtsi
View file @ 458ebdbb
...@@ -4943,9 +4943,9 @@ slimbam: dma-controller@17184000 { ...@@ -4943,9 +4943,9 @@ slimbam: dma-controller@17184000 {
}; };
timer@17c90000 { timer@17c90000 {
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
reg = <0 0x17c90000 0 0x1000>; reg = <0 0x17c90000 0 0x1000>;
...@@ -4953,49 +4953,49 @@ frame@17ca0000 { ...@@ -4953,49 +4953,49 @@ frame@17ca0000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17ca0000 0 0x1000>, reg = <0x17ca0000 0x1000>,
<0 0x17cb0000 0 0x1000>; <0x17cb0000 0x1000>;
}; };
frame@17cc0000 { frame@17cc0000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17cc0000 0 0x1000>; reg = <0x17cc0000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17cd0000 { frame@17cd0000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17cd0000 0 0x1000>; reg = <0x17cd0000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17ce0000 { frame@17ce0000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17ce0000 0 0x1000>; reg = <0x17ce0000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17cf0000 { frame@17cf0000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17cf0000 0 0x1000>; reg = <0x17cf0000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17d00000 { frame@17d00000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17d00000 0 0x1000>; reg = <0x17d00000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17d10000 { frame@17d10000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0 0x17d10000 0 0x1000>; reg = <0x17d10000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sm6350.dtsi
View file @ 458ebdbb
...@@ -1304,57 +1304,57 @@ timer@17c20000 { ...@@ -1304,57 +1304,57 @@ timer@17c20000 {
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
reg = <0x0 0x17c20000 0x0 0x1000>; reg = <0x0 0x17c20000 0x0 0x1000>;
clock-frequency = <19200000>; clock-frequency = <19200000>;
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
frame@17c21000 { frame@17c21000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c21000 0x0 0x1000>, reg = <0x17c21000 0x1000>,
<0x0 0x17c22000 0x0 0x1000>; <0x17c22000 0x1000>;
}; };
frame@17c23000 { frame@17c23000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c23000 0x0 0x1000>; reg = <0x17c23000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c25000 { frame@17c25000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c25000 0x0 0x1000>; reg = <0x17c25000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c27000 { frame@17c27000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c27000 0x0 0x1000>; reg = <0x17c27000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c29000 { frame@17c29000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c29000 0x0 0x1000>; reg = <0x17c29000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2b000 { frame@17c2b000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2b000 0x0 0x1000>; reg = <0x17c2b000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2d000 { frame@17c2d000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2d000 0x0 0x1000>; reg = <0x17c2d000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sm8150.dtsi
View file @ 458ebdbb
...@@ -3944,9 +3944,9 @@ watchdog@17c10000 { ...@@ -3944,9 +3944,9 @@ watchdog@17c10000 {
}; };
timer@17c20000 { timer@17c20000 {
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
reg = <0x0 0x17c20000 0x0 0x1000>; reg = <0x0 0x17c20000 0x0 0x1000>;
clock-frequency = <19200000>; clock-frequency = <19200000>;
...@@ -3955,49 +3955,49 @@ frame@17c21000{ ...@@ -3955,49 +3955,49 @@ frame@17c21000{
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c21000 0x0 0x1000>, reg = <0x17c21000 0x1000>,
<0x0 0x17c22000 0x0 0x1000>; <0x17c22000 0x1000>;
}; };
frame@17c23000 { frame@17c23000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c23000 0x0 0x1000>; reg = <0x17c23000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c25000 { frame@17c25000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c25000 0x0 0x1000>; reg = <0x17c25000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c27000 { frame@17c27000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c26000 0x0 0x1000>; reg = <0x17c26000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c29000 { frame@17c29000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c29000 0x0 0x1000>; reg = <0x17c29000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2b000 { frame@17c2b000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2b000 0x0 0x1000>; reg = <0x17c2b000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2d000 { frame@17c2d000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2d000 0x0 0x1000>; reg = <0x17c2d000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sm8250.dtsi
View file @ 458ebdbb
...@@ -4863,9 +4863,9 @@ watchdog@17c10000 { ...@@ -4863,9 +4863,9 @@ watchdog@17c10000 {
}; };
timer@17c20000 { timer@17c20000 {
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
reg = <0x0 0x17c20000 0x0 0x1000>; reg = <0x0 0x17c20000 0x0 0x1000>;
clock-frequency = <19200000>; clock-frequency = <19200000>;
...@@ -4874,49 +4874,49 @@ frame@17c21000 { ...@@ -4874,49 +4874,49 @@ frame@17c21000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c21000 0x0 0x1000>, reg = <0x17c21000 0x1000>,
<0x0 0x17c22000 0x0 0x1000>; <0x17c22000 0x1000>;
}; };
frame@17c23000 { frame@17c23000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c23000 0x0 0x1000>; reg = <0x17c23000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c25000 { frame@17c25000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c25000 0x0 0x1000>; reg = <0x17c25000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c27000 { frame@17c27000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c27000 0x0 0x1000>; reg = <0x17c27000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c29000 { frame@17c29000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c29000 0x0 0x1000>; reg = <0x17c29000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2b000 { frame@17c2b000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2b000 0x0 0x1000>; reg = <0x17c2b000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2d000 { frame@17c2d000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2d000 0x0 0x1000>; reg = <0x17c2d000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sm8350.dtsi
View file @ 458ebdbb
...@@ -1933,9 +1933,9 @@ intc: interrupt-controller@17a00000 { ...@@ -1933,9 +1933,9 @@ intc: interrupt-controller@17a00000 {
timer@17c20000 { timer@17c20000 {
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
reg = <0x0 0x17c20000 0x0 0x1000>; reg = <0x0 0x17c20000 0x0 0x1000>;
clock-frequency = <19200000>; clock-frequency = <19200000>;
...@@ -1943,49 +1943,49 @@ frame@17c21000 { ...@@ -1943,49 +1943,49 @@ frame@17c21000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c21000 0x0 0x1000>, reg = <0x17c21000 0x1000>,
<0x0 0x17c22000 0x0 0x1000>; <0x17c22000 0x1000>;
}; };
frame@17c23000 { frame@17c23000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c23000 0x0 0x1000>; reg = <0x17c23000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c25000 { frame@17c25000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c25000 0x0 0x1000>; reg = <0x17c25000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c27000 { frame@17c27000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c27000 0x0 0x1000>; reg = <0x17c27000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c29000 { frame@17c29000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c29000 0x0 0x1000>; reg = <0x17c29000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2b000 { frame@17c2b000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2b000 0x0 0x1000>; reg = <0x17c2b000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17c2d000 { frame@17c2d000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17c2d000 0x0 0x1000>; reg = <0x17c2d000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
arch/arm64/boot/dts/qcom/sm8450.dtsi
View file @ 458ebdbb
...@@ -2876,9 +2876,9 @@ intc: interrupt-controller@17100000 { ...@@ -2876,9 +2876,9 @@ intc: interrupt-controller@17100000 {
timer@17420000 { timer@17420000 {
compatible = "arm,armv7-timer-mem"; compatible = "arm,armv7-timer-mem";
#address-cells = <2>; #address-cells = <1>;
#size-cells = <2>; #size-cells = <1>;
ranges; ranges = <0 0 0 0x20000000>;
reg = <0x0 0x17420000 0x0 0x1000>; reg = <0x0 0x17420000 0x0 0x1000>;
clock-frequency = <19200000>; clock-frequency = <19200000>;
...@@ -2886,49 +2886,49 @@ frame@17421000 { ...@@ -2886,49 +2886,49 @@ frame@17421000 {
frame-number = <0>; frame-number = <0>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17421000 0x0 0x1000>, reg = <0x17421000 0x1000>,
<0x0 0x17422000 0x0 0x1000>; <0x17422000 0x1000>;
}; };
frame@17423000 { frame@17423000 {
frame-number = <1>; frame-number = <1>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17423000 0x0 0x1000>; reg = <0x17423000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17425000 { frame@17425000 {
frame-number = <2>; frame-number = <2>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17425000 0x0 0x1000>; reg = <0x17425000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17427000 { frame@17427000 {
frame-number = <3>; frame-number = <3>;
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17427000 0x0 0x1000>; reg = <0x17427000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@17429000 { frame@17429000 {
frame-number = <4>; frame-number = <4>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x17429000 0x0 0x1000>; reg = <0x17429000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@1742b000 { frame@1742b000 {
frame-number = <5>; frame-number = <5>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x1742b000 0x0 0x1000>; reg = <0x1742b000 0x1000>;
status = "disabled"; status = "disabled";
}; };
frame@1742d000 { frame@1742d000 {
frame-number = <6>; frame-number = <6>;
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0 0x1742d000 0x0 0x1000>; reg = <0x1742d000 0x1000>;
status = "disabled"; status = "disabled";
}; };
}; };
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7