Commit 47aabaf5 authored by Marek Szyprowski's avatar Marek Szyprowski Committed by Krzysztof Kozlowski

ARM: dts: exynos: Add all required FIMC-IS clocks to exynos4x12

FIMC-IS blocks must control 3 more clocks ("gicisp", "mcuctl_isp" and
"pwm_isp") to make the hardware fully operational.
Signed-off-by: default avatarMarek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: default avatarKrzysztof Kozlowski <k.kozlowski@samsung.com>
parent d7ec05cb
...@@ -157,7 +157,9 @@ fimc_is: fimc-is@12000000 { ...@@ -157,7 +157,9 @@ fimc_is: fimc-is@12000000 {
<&clock CLK_MOUT_MPLL_USER_T>, <&clock CLK_MOUT_MPLL_USER_T>,
<&clock CLK_FIMC_ISP>, <&clock CLK_FIMC_DRC>, <&clock CLK_FIMC_ISP>, <&clock CLK_FIMC_DRC>,
<&clock CLK_FIMC_FD>, <&clock CLK_MCUISP>, <&clock CLK_FIMC_FD>, <&clock CLK_MCUISP>,
<&clock CLK_DIV_ISP0>,<&clock CLK_DIV_ISP1>, <&clock CLK_GICISP>, <&clock CLK_MCUCTL_ISP>,
<&clock CLK_PWM_ISP>,
<&clock CLK_DIV_ISP0>, <&clock CLK_DIV_ISP1>,
<&clock CLK_DIV_MCUISP0>, <&clock CLK_DIV_MCUISP0>,
<&clock CLK_DIV_MCUISP1>, <&clock CLK_DIV_MCUISP1>,
<&clock CLK_UART_ISP_SCLK>, <&clock CLK_UART_ISP_SCLK>,
...@@ -167,6 +169,7 @@ fimc_is: fimc-is@12000000 { ...@@ -167,6 +169,7 @@ fimc_is: fimc-is@12000000 {
clock-names = "lite0", "lite1", "ppmuispx", clock-names = "lite0", "lite1", "ppmuispx",
"ppmuispmx", "mpll", "isp", "ppmuispmx", "mpll", "isp",
"drc", "fd", "mcuisp", "drc", "fd", "mcuisp",
"gicisp", "mcuctl_isp", "pwm_isp",
"ispdiv0", "ispdiv1", "mcuispdiv0", "ispdiv0", "ispdiv1", "mcuispdiv0",
"mcuispdiv1", "uart", "aclk200", "mcuispdiv1", "uart", "aclk200",
"div_aclk200", "aclk400mcuisp", "div_aclk200", "aclk400mcuisp",
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment