Skip to content

L
linux
Commit 488e29fe authored by Jani Nikula's avatar Jani Nikula
Browse files
Options

drm/i915: move platform_engine_mask to runtime info 

If it's modified runtime, it's runtime info.

mock_gem_device() is the only one that modifies it. If that could be
fixed, we wouldn't have to do this.
Signed-off-by: default avatarJani Nikula <jani.nikula@intel.com>
Reviewed-by: default avatarMaarten Lankhort <maarten.lankhorst@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1261406b373998c1a171ee9ed91f7f562826eba6.1660910433.git.jani.nikula@intel.com
parent f81f30b3
Show whitespace changes
Inline Side-by-side
Showing with 34 additions and 34 deletions
drivers/gpu/drm/i915/gt/intel_engine_cs.c
View file @ 488e29fe
...@@ -736,7 +736,7 @@ static intel_engine_mask_t init_engine_mask(struct intel_gt *gt) ...@@ -736,7 +736,7 @@ static intel_engine_mask_t init_engine_mask(struct intel_gt *gt)
u16 vdbox_mask; u16 vdbox_mask;
u16 vebox_mask; u16 vebox_mask;
info->engine_mask = INTEL_INFO(i915)->platform_engine_mask; info->engine_mask = RUNTIME_INFO(i915)->platform_engine_mask;
if (GRAPHICS_VER(i915) < 11) if (GRAPHICS_VER(i915) < 11)
return info->engine_mask; return info->engine_mask;
......
drivers/gpu/drm/i915/i915_pci.c
View file @ 488e29fe
...@@ -178,7 +178,7 @@ ...@@ -178,7 +178,7 @@
.has_3d_pipeline = 1, \ .has_3d_pipeline = 1, \
.hws_needs_physical = 1, \ .hws_needs_physical = 1, \
.unfenced_needs_alignment = 1, \ .unfenced_needs_alignment = 1, \
.platform_engine_mask = BIT(RCS0), \ .__runtime.platform_engine_mask = BIT(RCS0), \
.has_snoop = true, \ .has_snoop = true, \
.has_coherent_ggtt = false, \ .has_coherent_ggtt = false, \
.dma_mask_size = 32, \ .dma_mask_size = 32, \
...@@ -199,7 +199,7 @@ ...@@ -199,7 +199,7 @@
.gpu_reset_clobbers_display = true, \ .gpu_reset_clobbers_display = true, \
.hws_needs_physical = 1, \ .hws_needs_physical = 1, \
.unfenced_needs_alignment = 1, \ .unfenced_needs_alignment = 1, \
.platform_engine_mask = BIT(RCS0), \ .__runtime.platform_engine_mask = BIT(RCS0), \
.has_snoop = true, \ .has_snoop = true, \
.has_coherent_ggtt = false, \ .has_coherent_ggtt = false, \
.dma_mask_size = 32, \ .dma_mask_size = 32, \
...@@ -237,7 +237,7 @@ static const struct intel_device_info i865g_info = { ...@@ -237,7 +237,7 @@ static const struct intel_device_info i865g_info = {
.display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B), \ .display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B), \
.display.has_gmch = 1, \ .display.has_gmch = 1, \
.gpu_reset_clobbers_display = true, \ .gpu_reset_clobbers_display = true, \
.platform_engine_mask = BIT(RCS0), \ .__runtime.platform_engine_mask = BIT(RCS0), \
.has_3d_pipeline = 1, \ .has_3d_pipeline = 1, \
.has_snoop = true, \ .has_snoop = true, \
.has_coherent_ggtt = true, \ .has_coherent_ggtt = true, \
...@@ -329,7 +329,7 @@ static const struct intel_device_info pnv_m_info = { ...@@ -329,7 +329,7 @@ static const struct intel_device_info pnv_m_info = {
.display.has_hotplug = 1, \ .display.has_hotplug = 1, \
.display.has_gmch = 1, \ .display.has_gmch = 1, \
.gpu_reset_clobbers_display = true, \ .gpu_reset_clobbers_display = true, \
.platform_engine_mask = BIT(RCS0), \ .__runtime.platform_engine_mask = BIT(RCS0), \
.has_3d_pipeline = 1, \ .has_3d_pipeline = 1, \
.has_snoop = true, \ .has_snoop = true, \
.has_coherent_ggtt = true, \ .has_coherent_ggtt = true, \
...@@ -362,7 +362,7 @@ static const struct intel_device_info i965gm_info = { ...@@ -362,7 +362,7 @@ static const struct intel_device_info i965gm_info = {
static const struct intel_device_info g45_info = { static const struct intel_device_info g45_info = {
GEN4_FEATURES, GEN4_FEATURES,
PLATFORM(INTEL_G45), PLATFORM(INTEL_G45),
.platform_engine_mask = BIT(RCS0) | BIT(VCS0), .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0),
.gpu_reset_clobbers_display = false, .gpu_reset_clobbers_display = false,
}; };
...@@ -372,7 +372,7 @@ static const struct intel_device_info gm45_info = { ...@@ -372,7 +372,7 @@ static const struct intel_device_info gm45_info = {
.is_mobile = 1, .is_mobile = 1,
.__runtime.fbc_mask = BIT(INTEL_FBC_A), .__runtime.fbc_mask = BIT(INTEL_FBC_A),
.display.supports_tv = 1, .display.supports_tv = 1,
.platform_engine_mask = BIT(RCS0) | BIT(VCS0), .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0),
.gpu_reset_clobbers_display = false, .gpu_reset_clobbers_display = false,
}; };
...@@ -381,7 +381,7 @@ static const struct intel_device_info gm45_info = { ...@@ -381,7 +381,7 @@ static const struct intel_device_info gm45_info = {
.display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B), \ .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B), \
.display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B), \ .display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B), \
.display.has_hotplug = 1, \ .display.has_hotplug = 1, \
.platform_engine_mask = BIT(RCS0) | BIT(VCS0), \ .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0), \
.has_3d_pipeline = 1, \ .has_3d_pipeline = 1, \
.has_snoop = true, \ .has_snoop = true, \
.has_coherent_ggtt = true, \ .has_coherent_ggtt = true, \
...@@ -413,7 +413,7 @@ static const struct intel_device_info ilk_m_info = { ...@@ -413,7 +413,7 @@ static const struct intel_device_info ilk_m_info = {
.display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B), \ .display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B), \
.display.has_hotplug = 1, \ .display.has_hotplug = 1, \
.__runtime.fbc_mask = BIT(INTEL_FBC_A), \ .__runtime.fbc_mask = BIT(INTEL_FBC_A), \
.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), \ .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), \
.has_3d_pipeline = 1, \ .has_3d_pipeline = 1, \
.has_coherent_ggtt = true, \ .has_coherent_ggtt = true, \
.has_llc = 1, \ .has_llc = 1, \
...@@ -465,7 +465,7 @@ static const struct intel_device_info snb_m_gt2_info = { ...@@ -465,7 +465,7 @@ static const struct intel_device_info snb_m_gt2_info = {
.display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | BIT(TRANSCODER_C), \ .display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | BIT(TRANSCODER_C), \
.display.has_hotplug = 1, \ .display.has_hotplug = 1, \
.__runtime.fbc_mask = BIT(INTEL_FBC_A), \ .__runtime.fbc_mask = BIT(INTEL_FBC_A), \
.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), \ .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), \
.has_3d_pipeline = 1, \ .has_3d_pipeline = 1, \
.has_coherent_ggtt = true, \ .has_coherent_ggtt = true, \
.has_llc = 1, \ .has_llc = 1, \
...@@ -539,7 +539,7 @@ static const struct intel_device_info vlv_info = { ...@@ -539,7 +539,7 @@ static const struct intel_device_info vlv_info = {
.__runtime.ppgtt_size = 31, .__runtime.ppgtt_size = 31,
.has_snoop = true, .has_snoop = true,
.has_coherent_ggtt = false, .has_coherent_ggtt = false,
.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0), .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0),
.display.mmio_offset = VLV_DISPLAY_BASE, .display.mmio_offset = VLV_DISPLAY_BASE,
I9XX_PIPE_OFFSETS, I9XX_PIPE_OFFSETS,
I9XX_CURSOR_OFFSETS, I9XX_CURSOR_OFFSETS,
...@@ -550,7 +550,7 @@ static const struct intel_device_info vlv_info = { ...@@ -550,7 +550,7 @@ static const struct intel_device_info vlv_info = {
#define G75_FEATURES \ #define G75_FEATURES \
GEN7_FEATURES, \ GEN7_FEATURES, \
.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0), \ .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0), \
.display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | \ .display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | \
BIT(TRANSCODER_C) | BIT(TRANSCODER_EDP), \ BIT(TRANSCODER_C) | BIT(TRANSCODER_EDP), \
.display.has_ddi = 1, \ .display.has_ddi = 1, \
...@@ -614,7 +614,7 @@ static const struct intel_device_info bdw_rsvd_info = { ...@@ -614,7 +614,7 @@ static const struct intel_device_info bdw_rsvd_info = {
static const struct intel_device_info bdw_gt3_info = { static const struct intel_device_info bdw_gt3_info = {
BDW_PLATFORM, BDW_PLATFORM,
.gt = 3, .gt = 3,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1), BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1),
}; };
...@@ -625,7 +625,7 @@ static const struct intel_device_info chv_info = { ...@@ -625,7 +625,7 @@ static const struct intel_device_info chv_info = {
.display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | BIT(TRANSCODER_C), .display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | BIT(TRANSCODER_C),
.display.has_hotplug = 1, .display.has_hotplug = 1,
.is_lp = 1, .is_lp = 1,
.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0), .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0),
.has_64bit_reloc = 1, .has_64bit_reloc = 1,
.has_runtime_pm = 1, .has_runtime_pm = 1,
.has_rc6 = 1, .has_rc6 = 1,
...@@ -679,7 +679,7 @@ static const struct intel_device_info skl_gt2_info = { ...@@ -679,7 +679,7 @@ static const struct intel_device_info skl_gt2_info = {
#define SKL_GT3_PLUS_PLATFORM \ #define SKL_GT3_PLUS_PLATFORM \
SKL_PLATFORM, \ SKL_PLATFORM, \
.platform_engine_mask = \ .__runtime.platform_engine_mask = \
BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1) BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1)
...@@ -698,7 +698,7 @@ static const struct intel_device_info skl_gt4_info = { ...@@ -698,7 +698,7 @@ static const struct intel_device_info skl_gt4_info = {
.is_lp = 1, \ .is_lp = 1, \
.display.dbuf.slice_mask = BIT(DBUF_S1), \ .display.dbuf.slice_mask = BIT(DBUF_S1), \
.display.has_hotplug = 1, \ .display.has_hotplug = 1, \
.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0), \ .__runtime.platform_engine_mask = BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0), \
.display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C), \ .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C), \
.display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | \ .display.cpu_transcoder_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | \
BIT(TRANSCODER_C) | BIT(TRANSCODER_EDP) | \ BIT(TRANSCODER_C) | BIT(TRANSCODER_EDP) | \
...@@ -762,7 +762,7 @@ static const struct intel_device_info kbl_gt2_info = { ...@@ -762,7 +762,7 @@ static const struct intel_device_info kbl_gt2_info = {
static const struct intel_device_info kbl_gt3_info = { static const struct intel_device_info kbl_gt3_info = {
KBL_PLATFORM, KBL_PLATFORM,
.gt = 3, .gt = 3,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1), BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1),
}; };
...@@ -783,7 +783,7 @@ static const struct intel_device_info cfl_gt2_info = { ...@@ -783,7 +783,7 @@ static const struct intel_device_info cfl_gt2_info = {
static const struct intel_device_info cfl_gt3_info = { static const struct intel_device_info cfl_gt3_info = {
CFL_PLATFORM, CFL_PLATFORM,
.gt = 3, .gt = 3,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1), BIT(RCS0) | BIT(VCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS1),
}; };
...@@ -840,21 +840,21 @@ static const struct intel_device_info cml_gt2_info = { ...@@ -840,21 +840,21 @@ static const struct intel_device_info cml_gt2_info = {
static const struct intel_device_info icl_info = { static const struct intel_device_info icl_info = {
GEN11_FEATURES, GEN11_FEATURES,
PLATFORM(INTEL_ICELAKE), PLATFORM(INTEL_ICELAKE),
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2), BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2),
}; };
static const struct intel_device_info ehl_info = { static const struct intel_device_info ehl_info = {
GEN11_FEATURES, GEN11_FEATURES,
PLATFORM(INTEL_ELKHARTLAKE), PLATFORM(INTEL_ELKHARTLAKE),
.platform_engine_mask = BIT(RCS0) | BIT(BCS0) | BIT(VCS0) | BIT(VECS0), .__runtime.platform_engine_mask = BIT(RCS0) | BIT(BCS0) | BIT(VCS0) | BIT(VECS0),
.__runtime.ppgtt_size = 36, .__runtime.ppgtt_size = 36,
}; };
static const struct intel_device_info jsl_info = { static const struct intel_device_info jsl_info = {
GEN11_FEATURES, GEN11_FEATURES,
PLATFORM(INTEL_JASPERLAKE), PLATFORM(INTEL_JASPERLAKE),
.platform_engine_mask = BIT(RCS0) | BIT(BCS0) | BIT(VCS0) | BIT(VECS0), .__runtime.platform_engine_mask = BIT(RCS0) | BIT(BCS0) | BIT(VCS0) | BIT(VECS0),
.__runtime.ppgtt_size = 36, .__runtime.ppgtt_size = 36,
}; };
...@@ -891,7 +891,7 @@ static const struct intel_device_info tgl_info = { ...@@ -891,7 +891,7 @@ static const struct intel_device_info tgl_info = {
GEN12_FEATURES, GEN12_FEATURES,
PLATFORM(INTEL_TIGERLAKE), PLATFORM(INTEL_TIGERLAKE),
.display.has_modular_fia = 1, .display.has_modular_fia = 1,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2), BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2),
}; };
...@@ -904,7 +904,7 @@ static const struct intel_device_info rkl_info = { ...@@ -904,7 +904,7 @@ static const struct intel_device_info rkl_info = {
BIT(TRANSCODER_C), BIT(TRANSCODER_C),
.display.has_hti = 1, .display.has_hti = 1,
.display.has_psr_hw_tracking = 0, .display.has_psr_hw_tracking = 0,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0), BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0),
}; };
...@@ -923,7 +923,7 @@ static const struct intel_device_info dg1_info = { ...@@ -923,7 +923,7 @@ static const struct intel_device_info dg1_info = {
PLATFORM(INTEL_DG1), PLATFORM(INTEL_DG1),
.display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D), .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D),
.require_force_probe = 1, .require_force_probe = 1,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(RCS0) | BIT(BCS0) | BIT(VECS0) |
BIT(VCS0) | BIT(VCS2), BIT(VCS0) | BIT(VCS2),
/* Wa_16011227922 */ /* Wa_16011227922 */
...@@ -936,7 +936,7 @@ static const struct intel_device_info adl_s_info = { ...@@ -936,7 +936,7 @@ static const struct intel_device_info adl_s_info = {
.display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D), .display.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D),
.display.has_hti = 1, .display.has_hti = 1,
.display.has_psr_hw_tracking = 0, .display.has_psr_hw_tracking = 0,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2), BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2),
.dma_mask_size = 39, .dma_mask_size = 39,
}; };
...@@ -992,7 +992,7 @@ static const struct intel_device_info adl_p_info = { ...@@ -992,7 +992,7 @@ static const struct intel_device_info adl_p_info = {
.display.has_cdclk_crawl = 1, .display.has_cdclk_crawl = 1,
.display.has_modular_fia = 1, .display.has_modular_fia = 1,
.display.has_psr_hw_tracking = 0, .display.has_psr_hw_tracking = 0,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2), BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2),
.__runtime.ppgtt_size = 48, .__runtime.ppgtt_size = 48,
.dma_mask_size = 39, .dma_mask_size = 39,
...@@ -1040,7 +1040,7 @@ static const struct intel_device_info xehpsdv_info = { ...@@ -1040,7 +1040,7 @@ static const struct intel_device_info xehpsdv_info = {
.has_64k_pages = 1, .has_64k_pages = 1,
.needs_compact_pt = 1, .needs_compact_pt = 1,
.has_media_ratio_mode = 1, .has_media_ratio_mode = 1,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(RCS0) | BIT(BCS0) |
BIT(VECS0) | BIT(VECS1) | BIT(VECS2) | BIT(VECS3) | BIT(VECS0) | BIT(VECS1) | BIT(VECS2) | BIT(VECS3) |
BIT(VCS0) | BIT(VCS1) | BIT(VCS2) | BIT(VCS3) | BIT(VCS0) | BIT(VCS1) | BIT(VCS2) | BIT(VCS3) |
...@@ -1062,7 +1062,7 @@ static const struct intel_device_info xehpsdv_info = { ...@@ -1062,7 +1062,7 @@ static const struct intel_device_info xehpsdv_info = {
.has_heci_pxp = 1, \ .has_heci_pxp = 1, \
.needs_compact_pt = 1, \ .needs_compact_pt = 1, \
.has_media_ratio_mode = 1, \ .has_media_ratio_mode = 1, \
.platform_engine_mask = \ .__runtime.platform_engine_mask = \
BIT(RCS0) | BIT(BCS0) | \ BIT(RCS0) | BIT(BCS0) | \
BIT(VECS0) | BIT(VECS1) | \ BIT(VECS0) | BIT(VECS1) | \
BIT(VCS0) | BIT(VCS2) | \ BIT(VCS0) | BIT(VCS2) | \
...@@ -1101,7 +1101,7 @@ static const struct intel_device_info pvc_info = { ...@@ -1101,7 +1101,7 @@ static const struct intel_device_info pvc_info = {
PLATFORM(INTEL_PONTEVECCHIO), PLATFORM(INTEL_PONTEVECCHIO),
.display = { 0 }, .display = { 0 },
.has_flat_ccs = 0, .has_flat_ccs = 0,
.platform_engine_mask = .__runtime.platform_engine_mask =
BIT(BCS0) | BIT(BCS0) |
BIT(VCS0) | BIT(VCS0) |
BIT(CCS0) | BIT(CCS1) | BIT(CCS2) | BIT(CCS3), BIT(CCS0) | BIT(CCS1) | BIT(CCS2) | BIT(CCS3),
...@@ -1130,7 +1130,7 @@ static const struct intel_device_info mtl_info = { ...@@ -1130,7 +1130,7 @@ static const struct intel_device_info mtl_info = {
.has_flat_ccs = 0, .has_flat_ccs = 0,
.has_snoop = 1, .has_snoop = 1,
.__runtime.memory_regions = REGION_SMEM | REGION_STOLEN_LMEM, .__runtime.memory_regions = REGION_SMEM | REGION_STOLEN_LMEM,
.platform_engine_mask = BIT(RCS0) | BIT(BCS0) | BIT(CCS0), .__runtime.platform_engine_mask = BIT(RCS0) | BIT(BCS0) | BIT(CCS0),
.require_force_probe = 1, .require_force_probe = 1,
}; };
......
drivers/gpu/drm/i915/intel_device_info.h
View file @ 488e29fe
...@@ -216,6 +216,8 @@ struct intel_runtime_info { ...@@ -216,6 +216,8 @@ struct intel_runtime_info {
u16 device_id; u16 device_id;
intel_engine_mask_t platform_engine_mask; /* Engines supported by the HW */
u32 rawclk_freq; u32 rawclk_freq;
struct intel_step_info step; struct intel_step_info step;
...@@ -241,8 +243,6 @@ struct intel_runtime_info { ...@@ -241,8 +243,6 @@ struct intel_runtime_info {
struct intel_device_info { struct intel_device_info {
struct ip_version media; struct ip_version media;
intel_engine_mask_t platform_engine_mask; /* Engines supported by the HW */
enum intel_platform platform; enum intel_platform platform;
unsigned int dma_mask_size; /* available DMA address bits */ unsigned int dma_mask_size; /* available DMA address bits */
......
drivers/gpu/drm/i915/intel_uncore.c
View file @ 488e29fe
...@@ -2067,7 +2067,7 @@ static int intel_uncore_fw_domains_init(struct intel_uncore *uncore) ...@@ -2067,7 +2067,7 @@ static int intel_uncore_fw_domains_init(struct intel_uncore *uncore)
if (GRAPHICS_VER(i915) >= 11) { if (GRAPHICS_VER(i915) >= 11) {
/* we'll prune the domains of missing engines later */ /* we'll prune the domains of missing engines later */
intel_engine_mask_t emask = INTEL_INFO(i915)->platform_engine_mask; intel_engine_mask_t emask = RUNTIME_INFO(i915)->platform_engine_mask;
int i; int i;
uncore->fw_get_funcs = &uncore_get_fallback; uncore->fw_get_funcs = &uncore_get_fallback;
......
drivers/gpu/drm/i915/selftests/mock_gem_device.c
View file @ 488e29fe
...@@ -209,7 +209,7 @@ struct drm_i915_private *mock_gem_device(void) ...@@ -209,7 +209,7 @@ struct drm_i915_private *mock_gem_device(void)
mock_init_ggtt(to_gt(i915)); mock_init_ggtt(to_gt(i915));
to_gt(i915)->vm = i915_vm_get(&to_gt(i915)->ggtt->vm); to_gt(i915)->vm = i915_vm_get(&to_gt(i915)->ggtt->vm);
mkwrite_device_info(i915)->platform_engine_mask = BIT(0); RUNTIME_INFO(i915)->platform_engine_mask = BIT(0);
to_gt(i915)->info.engine_mask = BIT(0); to_gt(i915)->info.engine_mask = BIT(0);
to_gt(i915)->engine[RCS0] = mock_engine(i915, "mock", RCS0); to_gt(i915)->engine[RCS0] = mock_engine(i915, "mock", RCS0);
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7