Commit 4c696ecf authored by Rex Zhu's avatar Rex Zhu Committed by Alex Deucher

drm/amd/powerplay: enable voltage control by default for dgpu.

Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent ce4286bf
...@@ -80,20 +80,17 @@ int hwmgr_init(struct amd_pp_init *pp_init, struct pp_instance *handle) ...@@ -80,20 +80,17 @@ int hwmgr_init(struct amd_pp_init *pp_init, struct pp_instance *handle)
switch (hwmgr->chip_id) { switch (hwmgr->chip_id) {
case CHIP_TOPAZ: case CHIP_TOPAZ:
topaz_set_asic_special_caps(hwmgr); topaz_set_asic_special_caps(hwmgr);
hwmgr->feature_mask &= ~(PP_SMC_VOLTAGE_CONTROL_MASK | hwmgr->feature_mask &= ~ (PP_VBI_TIME_SUPPORT_MASK |
PP_VBI_TIME_SUPPORT_MASK |
PP_ENABLE_GFX_CG_THRU_SMU); PP_ENABLE_GFX_CG_THRU_SMU);
hwmgr->pp_table_version = PP_TABLE_V0; hwmgr->pp_table_version = PP_TABLE_V0;
break; break;
case CHIP_TONGA: case CHIP_TONGA:
tonga_set_asic_special_caps(hwmgr); tonga_set_asic_special_caps(hwmgr);
hwmgr->feature_mask &= ~(PP_SMC_VOLTAGE_CONTROL_MASK | hwmgr->feature_mask &= ~PP_VBI_TIME_SUPPORT_MASK;
PP_VBI_TIME_SUPPORT_MASK);
break; break;
case CHIP_FIJI: case CHIP_FIJI:
fiji_set_asic_special_caps(hwmgr); fiji_set_asic_special_caps(hwmgr);
hwmgr->feature_mask &= ~(PP_SMC_VOLTAGE_CONTROL_MASK | hwmgr->feature_mask &= ~ (PP_VBI_TIME_SUPPORT_MASK |
PP_VBI_TIME_SUPPORT_MASK |
PP_ENABLE_GFX_CG_THRU_SMU); PP_ENABLE_GFX_CG_THRU_SMU);
break; break;
case CHIP_POLARIS11: case CHIP_POLARIS11:
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment