Commit 5ba913b3 authored by Todor Tomov's avatar Todor Tomov Committed by Mauro Carvalho Chehab

media: camss: csiphy: Ensure clock mux config is done before the rest

Add a write memory barier after clock mux config and before the rest
of the csiphy config.
Signed-off-by: default avatarTodor Tomov <todor.tomov@linaro.org>
Signed-off-by: default avatarHans Verkuil <hansverk@cisco.com>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab+samsung@kernel.org>
parent 2004fc09
...@@ -364,6 +364,7 @@ static int csiphy_stream_on(struct csiphy_device *csiphy) ...@@ -364,6 +364,7 @@ static int csiphy_stream_on(struct csiphy_device *csiphy)
val |= cfg->csid_id; val |= cfg->csid_id;
} }
writel_relaxed(val, csiphy->base_clk_mux); writel_relaxed(val, csiphy->base_clk_mux);
wmb();
writel_relaxed(0x1, csiphy->base + writel_relaxed(0x1, csiphy->base +
CAMSS_CSI_PHY_GLBL_T_INIT_CFG0); CAMSS_CSI_PHY_GLBL_T_INIT_CFG0);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment