Commit 64b69474 authored by Jonas Karlman's avatar Jonas Karlman Committed by Heiko Stuebner

arm64: dts: rockchip: assign rate to clk_rtc_32k on rk356x

clk_rtc_32k and its child clock clk_hdmi_cec detauls to a rate of 24 MHz
and not to 32 kHz on RK356x.

Fix this by assigning clk_rtc_32k a rate of 32768, also assign the parent
to clk_rtc32k_frac.
Signed-off-by: default avatarJonas Karlman <jonas@kwiboo.se>
Link: https://lore.kernel.org/r/20230110225547.1563119-2-jonas@kwiboo.seSigned-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 6fb13f88
...@@ -422,8 +422,9 @@ cru: clock-controller@fdd20000 { ...@@ -422,8 +422,9 @@ cru: clock-controller@fdd20000 {
clock-names = "xin24m"; clock-names = "xin24m";
#clock-cells = <1>; #clock-cells = <1>;
#reset-cells = <1>; #reset-cells = <1>;
assigned-clocks = <&cru PLL_GPLL>, <&pmucru PLL_PPLL>; assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>, <&pmucru PLL_PPLL>;
assigned-clock-rates = <1200000000>, <200000000>; assigned-clock-rates = <32768>, <1200000000>, <200000000>;
assigned-clock-parents = <&pmucru CLK_RTC32K_FRAC>;
rockchip,grf = <&grf>; rockchip,grf = <&grf>;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment