Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
6d1e428a
Commit
6d1e428a
authored
Dec 04, 2008
by
David S. Miller
Browse files
Options
Browse Files
Download
Plain Diff
Merge branch 'master' of master.kernel.org:/pub/scm/linux/kernel/git/davem/sparc-2.6
parents
feaf3848
410d2c81
Changes
3
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
6 additions
and
3 deletions
+6
-3
arch/sparc/include/asm/bitops_32.h
arch/sparc/include/asm/bitops_32.h
+1
-0
arch/sparc64/kernel/ptrace.c
arch/sparc64/kernel/ptrace.c
+1
-1
arch/sparc64/kernel/visemul.c
arch/sparc64/kernel/visemul.c
+4
-2
No files found.
arch/sparc/include/asm/bitops_32.h
View file @
6d1e428a
...
...
@@ -98,6 +98,7 @@ static inline void change_bit(unsigned long nr, volatile unsigned long *addr)
#include <asm-generic/bitops/sched.h>
#include <asm-generic/bitops/ffs.h>
#include <asm-generic/bitops/fls.h>
#include <asm-generic/bitops/__fls.h>
#include <asm-generic/bitops/fls64.h>
#include <asm-generic/bitops/hweight.h>
#include <asm-generic/bitops/lock.h>
...
...
arch/sparc64/kernel/ptrace.c
View file @
6d1e428a
...
...
@@ -1014,7 +1014,7 @@ long arch_ptrace(struct task_struct *child, long request, long addr, long data)
break
;
case
PTRACE_SETFPREGS64
:
ret
=
copy_regset_
to
_user
(
child
,
view
,
REGSET_FP
,
ret
=
copy_regset_
from
_user
(
child
,
view
,
REGSET_FP
,
0
*
sizeof
(
u64
),
33
*
sizeof
(
u64
),
fps
);
...
...
arch/sparc64/kernel/visemul.c
View file @
6d1e428a
...
...
@@ -131,7 +131,7 @@
#define VIS_OPF_SHIFT 5
#define VIS_OPF_MASK (0x1ff << VIS_OPF_SHIFT)
#define RS1(INSN) (((INSN) >>
2
4) & 0x1f)
#define RS1(INSN) (((INSN) >>
1
4) & 0x1f)
#define RS2(INSN) (((INSN) >> 0) & 0x1f)
#define RD(INSN) (((INSN) >> 25) & 0x1f)
...
...
@@ -445,7 +445,7 @@ static void pdist(struct pt_regs *regs, unsigned int insn)
unsigned
long
i
;
rs1
=
fpd_regval
(
f
,
RS1
(
insn
));
rs2
=
fpd_regval
(
f
,
RS
1
(
insn
));
rs2
=
fpd_regval
(
f
,
RS
2
(
insn
));
rd
=
fpd_regaddr
(
f
,
RD
(
insn
));
rd_val
=
*
rd
;
...
...
@@ -807,6 +807,8 @@ int vis_emul(struct pt_regs *regs, unsigned int insn)
if
(
get_user
(
insn
,
(
u32
__user
*
)
pc
))
return
-
EFAULT
;
save_and_clear_fpu
();
opf
=
(
insn
&
VIS_OPF_MASK
)
>>
VIS_OPF_SHIFT
;
switch
(
opf
)
{
default:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment