Commit 72fafee1 authored by Peter Ujfalusi's avatar Peter Ujfalusi Committed by Greg Kroah-Hartman

ASoC: tlv320aic3x: Mark the RESET register as volatile


[ Upstream commit 63c3194b ]

The RESET register only have one self clearing bit and it should not be
cached. If it is cached, when we sync the registers back to the chip we
will initiate a software reset as well, which is not desirable.
Signed-off-by: default avatarPeter Ujfalusi <peter.ujfalusi@ti.com>
Reviewed-by: default avatarJarkko Nikula <jarkko.nikula@bitmer.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
Signed-off-by: default avatarSasha Levin <alexander.levin@verizon.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 09b08f40
...@@ -122,6 +122,16 @@ static const struct reg_default aic3x_reg[] = { ...@@ -122,6 +122,16 @@ static const struct reg_default aic3x_reg[] = {
{ 108, 0x00 }, { 109, 0x00 }, { 108, 0x00 }, { 109, 0x00 },
}; };
static bool aic3x_volatile_reg(struct device *dev, unsigned int reg)
{
switch (reg) {
case AIC3X_RESET:
return true;
default:
return false;
}
}
static const struct regmap_config aic3x_regmap = { static const struct regmap_config aic3x_regmap = {
.reg_bits = 8, .reg_bits = 8,
.val_bits = 8, .val_bits = 8,
...@@ -129,6 +139,9 @@ static const struct regmap_config aic3x_regmap = { ...@@ -129,6 +139,9 @@ static const struct regmap_config aic3x_regmap = {
.max_register = DAC_ICC_ADJ, .max_register = DAC_ICC_ADJ,
.reg_defaults = aic3x_reg, .reg_defaults = aic3x_reg,
.num_reg_defaults = ARRAY_SIZE(aic3x_reg), .num_reg_defaults = ARRAY_SIZE(aic3x_reg),
.volatile_reg = aic3x_volatile_reg,
.cache_type = REGCACHE_RBTREE, .cache_type = REGCACHE_RBTREE,
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment