Commit 7b6031a7 authored by David Brown's avatar David Brown Committed by Greg Kroah-Hartman

msm_serial: fix clock rate on DMA-based uarts

The driver explicitly requests a clock rate for the UART, but it is
off by a factor of four from the dividers that it programs into the
UART.  Fix this by setting the rate to 1/4 of the current value.
Signed-off-by: default avatarDavid Brown <davidb@codeaurora.org>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 43b5f0d6
...@@ -896,7 +896,7 @@ static int __init msm_serial_probe(struct platform_device *pdev) ...@@ -896,7 +896,7 @@ static int __init msm_serial_probe(struct platform_device *pdev)
return PTR_ERR(msm_port->clk); return PTR_ERR(msm_port->clk);
if (msm_port->is_uartdm) if (msm_port->is_uartdm)
clk_set_rate(msm_port->clk, 7372800); clk_set_rate(msm_port->clk, 1843200);
port->uartclk = clk_get_rate(msm_port->clk); port->uartclk = clk_get_rate(msm_port->clk);
printk(KERN_INFO "uartclk = %d\n", port->uartclk); printk(KERN_INFO "uartclk = %d\n", port->uartclk);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment