Commit 7db083e0 authored by Vipul Kumar Samar's avatar Vipul Kumar Samar Committed by Viresh Kumar

ARM: SPEAr: DT: Update pinctrl list

This patch updates pinctrl configuration for SPEAr SoC's.
Signed-off-by: default avatarShiraz Hashim <shiraz.hashim@st.com>
Signed-off-by: default avatarVipul Kumar Samar <vipulkumar.samar@st.com>
Signed-off-by: default avatarViresh Kumar <viresh.kumar@linaro.org>
parent 7cef07d5
...@@ -30,10 +30,14 @@ pinmux@e0700000 { ...@@ -30,10 +30,14 @@ pinmux@e0700000 {
pinctrl-0 = <&state_default>; pinctrl-0 = <&state_default>;
state_default: pinmux { state_default: pinmux {
i2c0-pmx { i2c0 {
st,pins = "i2c0_grp"; st,pins = "i2c0_grp";
st,function = "i2c0"; st,function = "i2c0";
}; };
i2s0 {
st,pins = "i2s0_grp";
st,function = "i2s0";
};
i2s1 { i2s1 {
st,pins = "i2s1_grp"; st,pins = "i2s1_grp";
st,function = "i2s1"; st,function = "i2s1";
...@@ -42,6 +46,10 @@ gpio { ...@@ -42,6 +46,10 @@ gpio {
st,pins = "arm_gpio_grp"; st,pins = "arm_gpio_grp";
st,function = "arm_gpio"; st,function = "arm_gpio";
}; };
clcd {
st,pins = "clcd_grp" , "clcd_high_res";
st,function = "clcd";
};
eth { eth {
st,pins = "gmii_grp"; st,pins = "gmii_grp";
st,function = "gmii"; st,function = "gmii";
...@@ -74,11 +82,6 @@ i2c1_2 { ...@@ -74,11 +82,6 @@ i2c1_2 {
st,pins = "i2c_1_2_grp"; st,pins = "i2c_1_2_grp";
st,function = "i2c_1_2"; st,function = "i2c_1_2";
}; };
pci {
st,pins = "pcie0_grp","pcie1_grp",
"pcie2_grp";
st,function = "pci";
};
smii { smii {
st,pins = "smii_0_1_2_grp"; st,pins = "smii_0_1_2_grp";
st,function = "smii_0_1_2"; st,function = "smii_0_1_2";
...@@ -88,6 +91,14 @@ nand { ...@@ -88,6 +91,14 @@ nand {
"nand_16bit_grp"; "nand_16bit_grp";
st,function = "nand"; st,function = "nand";
}; };
sata {
st,pins = "sata0_grp";
st,function = "sata";
};
pcie {
st,pins = "pcie1_grp", "pcie2_grp";
st,function = "pci_express";
};
}; };
}; };
......
...@@ -38,20 +38,15 @@ fsmc { ...@@ -38,20 +38,15 @@ fsmc {
st,pins = "fsmc_8bit_grp"; st,pins = "fsmc_8bit_grp";
st,function = "fsmc"; st,function = "fsmc";
}; };
kbd {
st,pins = "keyboard_row_col_grp",
"keyboard_col5_grp";
st,function = "keyboard";
};
uart0 { uart0 {
st,pins = "uart0_grp", "uart0_enh_grp"; st,pins = "uart0_grp";
st,function = "uart0"; st,function = "uart0";
}; };
i2c0-pmx { i2c0 {
st,pins = "i2c0_grp"; st,pins = "i2c0_grp";
st,function = "i2c0"; st,function = "i2c0";
}; };
i2c1-pmx { i2c1 {
st,pins = "i2c1_grp"; st,pins = "i2c1_grp";
st,function = "i2c1"; st,function = "i2c1";
}; };
...@@ -64,14 +59,9 @@ spdif-out { ...@@ -64,14 +59,9 @@ spdif-out {
st,function = "spdif_out"; st,function = "spdif_out";
}; };
ssp0 { ssp0 {
st,pins = "ssp0_grp", "ssp0_cs1_grp", st,pins = "ssp0_grp", "ssp0_cs1_grp", "ssp0_cs2_grp", "ssp0_cs3_grp";
"ssp0_cs3_grp";
st,function = "ssp0"; st,function = "ssp0";
}; };
pwm {
st,pins = "pwm2_grp", "pwm3_grp";
st,function = "pwm";
};
smi-pmx { smi-pmx {
st,pins = "smi_grp"; st,pins = "smi_grp";
st,function = "smi"; st,function = "smi";
...@@ -84,6 +74,18 @@ gmac { ...@@ -84,6 +74,18 @@ gmac {
st,pins = "gmii_grp", "rgmii_grp"; st,pins = "gmii_grp", "rgmii_grp";
st,function = "gmac"; st,function = "gmac";
}; };
cam0 {
st,pins = "cam0_grp";
st,function = "cam0";
};
cam1 {
st,pins = "cam1_grp";
st,function = "cam1";
};
cam2 {
st,pins = "cam2_grp";
st,function = "cam2";
};
cam3 { cam3 {
st,pins = "cam3_grp"; st,pins = "cam3_grp";
st,function = "cam3"; st,function = "cam3";
...@@ -108,6 +110,11 @@ sata { ...@@ -108,6 +110,11 @@ sata {
st,pins = "sata_grp"; st,pins = "sata_grp";
st,function = "sata"; st,function = "sata";
}; };
pcie {
st,pins = "pcie_grp";
st,function = "pcie";
};
}; };
}; };
......
...@@ -76,13 +76,9 @@ mii2 { ...@@ -76,13 +76,9 @@ mii2 {
st,function = "mii2"; st,function = "mii2";
}; };
pwm0_1 { pwm0_1 {
st,pins = "pwm0_1_pin_14_15_grp"; st,pins = "pwm0_1_pin_37_38_grp";
st,function = "pwm0_1"; st,function = "pwm0_1";
}; };
pwm2 {
st,pins = "pwm2_pin_13_grp";
st,function = "pwm2";
};
}; };
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment