Commit 84eaa2c2 authored by Veerabadhran Gopalakrishnan's avatar Veerabadhran Gopalakrishnan Committed by Alex Deucher

drm/amdgpu/soc21: Enabling PG and CG flags for VCN 4.0.6

Enabled the VCN Power Gating and Clock Gating flags for VCN 4.0.6.
Reviewed-by: default avatarLeo Liu <leo.liu@amd.com>
Signed-off-by: default avatarVeerabadhran Gopalakrishnan <veerabadhran.gopalakrishnan@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 3651306a
...@@ -742,9 +742,14 @@ static int soc21_common_early_init(void *handle) ...@@ -742,9 +742,14 @@ static int soc21_common_early_init(void *handle)
AMD_CG_SUPPORT_ATHUB_LS | AMD_CG_SUPPORT_ATHUB_LS |
AMD_CG_SUPPORT_IH_CG | AMD_CG_SUPPORT_IH_CG |
AMD_CG_SUPPORT_BIF_MGCG | AMD_CG_SUPPORT_BIF_MGCG |
AMD_CG_SUPPORT_BIF_LS; AMD_CG_SUPPORT_BIF_LS |
AMD_CG_SUPPORT_VCN_MGCG |
AMD_CG_SUPPORT_JPEG_MGCG;
adev->pg_flags = adev->pg_flags =
AMD_PG_SUPPORT_GFX_PG; AMD_PG_SUPPORT_GFX_PG |
AMD_PG_SUPPORT_VCN |
AMD_PG_SUPPORT_VCN_DPG |
AMD_PG_SUPPORT_JPEG;
adev->external_rev_id = adev->rev_id + 0xc1; adev->external_rev_id = adev->rev_id + 0xc1;
break; break;
default: default:
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment