Commit 8b93fbd9 authored by Odelu Kukatla's avatar Odelu Kukatla Committed by Bjorn Andersson

arm64: dts: qcom: sc7280: Add EPSS L3 interconnect provider

Add Epoch Subsystem (EPSS) L3 interconnect provider node on SC7280
SoCs.
Signed-off-by: default avatarOdelu Kukatla <okukatla@codeaurora.org>
Acked-by: default avatarGeorgi Djakov <djakov@kernel.org>
Reviewed-by: default avatarStephen Boyd <swboyd@chromium.org>
Signed-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/1634812857-10676-4-git-send-email-okukatla@codeaurora.org
parent 1dc3e50e
...@@ -4296,6 +4296,14 @@ rpmhcc: clock-controller { ...@@ -4296,6 +4296,14 @@ rpmhcc: clock-controller {
}; };
}; };
epss_l3: interconnect@18590000 {
compatible = "qcom,sc7280-epss-l3";
reg = <0 0x18590000 0 0x1000>;
clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
clock-names = "xo", "alternate";
#interconnect-cells = <1>;
};
cpufreq_hw: cpufreq@18591000 { cpufreq_hw: cpufreq@18591000 {
compatible = "qcom,cpufreq-epss"; compatible = "qcom,cpufreq-epss";
reg = <0 0x18591000 0 0x1000>, reg = <0 0x18591000 0 0x1000>,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment