Skip to content

L
linux
Commit 91b59892 authored by Ian Rogers's avatar Ian Rogers Committed by Namhyung Kim
Browse files
Options

perf vendor events: Add/update icelake events/metrics 

Update events from v1.21 to v1.22.
Add TMA metrics v4.8.

Bring in the event updates v1.22:
https://github.com/intel/perfmon/commit/e5640646e96d59e3c1c1e0d0100a475220ff1dfe

The TMA 4.8 information was added in:
https://github.com/intel/perfmon/commit/59194d4d90ca50a3fcb2de0d82b9f6fc0c9a5736

Adds the event SW_PREFETCH_ACCESS.ANY.
Co-authored-by: default avatarWeilin Wang <weilin.wang@intel.com>
Co-authored-by: default avatarCaleb Biggers <caleb.biggers@intel.com>
Signed-off-by: default avatarIan Rogers <irogers@google.com>
Reviewed-by: default avatarKan Liang <kan.liang@linux.intel.com>
Cc: Alexandre Torgue <alexandre.torgue@foss.st.com>
Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com>
Signed-off-by: default avatarNamhyung Kim <namhyung@kernel.org>
Link: https://lore.kernel.org/r/20240620181752.3945845-17-irogers@google.com
parent 11c2302c
Show whitespace changes
Inline Side-by-side
Showing with 635 additions and 88 deletions
tools/perf/pmu-events/arch/x86/icelake/cache.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Counts the number of cache lines replaced in L1 data cache.", "BriefDescription": "Counts the number of cache lines replaced in L1 data cache.",
"Counter": "0,1,2,3",
"EventCode": "0x51", "EventCode": "0x51",
"EventName": "L1D.REPLACEMENT", "EventName": "L1D.REPLACEMENT",
"PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", "PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
...@@ -9,6 +10,7 @@ ...@@ -9,6 +10,7 @@
}, },
{ {
"BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.", "BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
"Counter": "0,1,2,3",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.FB_FULL", "EventName": "L1D_PEND_MISS.FB_FULL",
"PublicDescription": "Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.", "PublicDescription": "Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
...@@ -17,6 +19,7 @@ ...@@ -17,6 +19,7 @@
}, },
{ {
"BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.", "BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x48", "EventCode": "0x48",
...@@ -27,6 +30,7 @@ ...@@ -27,6 +30,7 @@
}, },
{ {
"BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.", "BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.",
"Counter": "0,1,2,3",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.L2_STALL", "EventName": "L1D_PEND_MISS.L2_STALL",
"PublicDescription": "Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.", "PublicDescription": "Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
...@@ -35,6 +39,7 @@ ...@@ -35,6 +39,7 @@
}, },
{ {
"BriefDescription": "Number of L1D misses that are outstanding", "BriefDescription": "Number of L1D misses that are outstanding",
"Counter": "0,1,2,3",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.PENDING", "EventName": "L1D_PEND_MISS.PENDING",
"PublicDescription": "Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.", "PublicDescription": "Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
...@@ -43,6 +48,7 @@ ...@@ -43,6 +48,7 @@
}, },
{ {
"BriefDescription": "Cycles with L1D load Misses outstanding.", "BriefDescription": "Cycles with L1D load Misses outstanding.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.PENDING_CYCLES", "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
...@@ -52,6 +58,7 @@ ...@@ -52,6 +58,7 @@
}, },
{ {
"BriefDescription": "L2 cache lines filling L2", "BriefDescription": "L2 cache lines filling L2",
"Counter": "0,1,2,3",
"EventCode": "0xF1", "EventCode": "0xF1",
"EventName": "L2_LINES_IN.ALL", "EventName": "L2_LINES_IN.ALL",
"PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.", "PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
...@@ -60,6 +67,7 @@ ...@@ -60,6 +67,7 @@
}, },
{ {
"BriefDescription": "Modified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.", "BriefDescription": "Modified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.",
"Counter": "0,1,2,3",
"EventCode": "0xF2", "EventCode": "0xF2",
"EventName": "L2_LINES_OUT.NON_SILENT", "EventName": "L2_LINES_OUT.NON_SILENT",
"PublicDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines are in Modified state. Modified lines are written back to L3", "PublicDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines are in Modified state. Modified lines are written back to L3",
...@@ -68,6 +76,7 @@ ...@@ -68,6 +76,7 @@
}, },
{ {
"BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.", "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.",
"Counter": "0,1,2,3",
"EventCode": "0xF2", "EventCode": "0xF2",
"EventName": "L2_LINES_OUT.SILENT", "EventName": "L2_LINES_OUT.SILENT",
"PublicDescription": "Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared or Exclusive state. A non-threaded event.", "PublicDescription": "Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared or Exclusive state. A non-threaded event.",
...@@ -76,6 +85,7 @@ ...@@ -76,6 +85,7 @@
}, },
{ {
"BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses", "BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses",
"Counter": "0,1,2,3",
"EventCode": "0xf2", "EventCode": "0xf2",
"EventName": "L2_LINES_OUT.USELESS_HWPF", "EventName": "L2_LINES_OUT.USELESS_HWPF",
"PublicDescription": "Counts the number of cache lines that have been prefetched by the L2 hardware prefetcher but not used by demand access when evicted from the L2 cache", "PublicDescription": "Counts the number of cache lines that have been prefetched by the L2 hardware prefetcher but not used by demand access when evicted from the L2 cache",
...@@ -84,6 +94,7 @@ ...@@ -84,6 +94,7 @@
}, },
{ {
"BriefDescription": "L2 code requests", "BriefDescription": "L2 code requests",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_CODE_RD", "EventName": "L2_RQSTS.ALL_CODE_RD",
"PublicDescription": "Counts the total number of L2 code requests.", "PublicDescription": "Counts the total number of L2 code requests.",
...@@ -92,6 +103,7 @@ ...@@ -92,6 +103,7 @@
}, },
{ {
"BriefDescription": "Demand Data Read requests", "BriefDescription": "Demand Data Read requests",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD", "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
"PublicDescription": "Counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.", "PublicDescription": "Counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.",
...@@ -100,6 +112,7 @@ ...@@ -100,6 +112,7 @@
}, },
{ {
"BriefDescription": "Demand requests that miss L2 cache", "BriefDescription": "Demand requests that miss L2 cache",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_DEMAND_MISS", "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
"PublicDescription": "Counts demand requests that miss L2 cache.", "PublicDescription": "Counts demand requests that miss L2 cache.",
...@@ -108,6 +121,7 @@ ...@@ -108,6 +121,7 @@
}, },
{ {
"BriefDescription": "Demand requests to L2 cache", "BriefDescription": "Demand requests to L2 cache",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES", "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
"PublicDescription": "Counts demand requests to L2 cache.", "PublicDescription": "Counts demand requests to L2 cache.",
...@@ -116,6 +130,7 @@ ...@@ -116,6 +130,7 @@
}, },
{ {
"BriefDescription": "RFO requests to L2 cache", "BriefDescription": "RFO requests to L2 cache",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_RFO", "EventName": "L2_RQSTS.ALL_RFO",
"PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.", "PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
...@@ -124,6 +139,7 @@ ...@@ -124,6 +139,7 @@
}, },
{ {
"BriefDescription": "L2 cache hits when fetching instructions, code reads.", "BriefDescription": "L2 cache hits when fetching instructions, code reads.",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.CODE_RD_HIT", "EventName": "L2_RQSTS.CODE_RD_HIT",
"PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.", "PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.",
...@@ -132,6 +148,7 @@ ...@@ -132,6 +148,7 @@
}, },
{ {
"BriefDescription": "L2 cache misses when fetching instructions", "BriefDescription": "L2 cache misses when fetching instructions",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.CODE_RD_MISS", "EventName": "L2_RQSTS.CODE_RD_MISS",
"PublicDescription": "Counts L2 cache misses when fetching instructions.", "PublicDescription": "Counts L2 cache misses when fetching instructions.",
...@@ -140,6 +157,7 @@ ...@@ -140,6 +157,7 @@
}, },
{ {
"BriefDescription": "Demand Data Read requests that hit L2 cache", "BriefDescription": "Demand Data Read requests that hit L2 cache",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT", "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
"PublicDescription": "Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache.", "PublicDescription": "Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache.",
...@@ -148,6 +166,7 @@ ...@@ -148,6 +166,7 @@
}, },
{ {
"BriefDescription": "Demand Data Read miss L2, no rejects", "BriefDescription": "Demand Data Read miss L2, no rejects",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS", "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
"PublicDescription": "Counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.", "PublicDescription": "Counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.",
...@@ -156,6 +175,7 @@ ...@@ -156,6 +175,7 @@
}, },
{ {
"BriefDescription": "This event is deprecated.", "BriefDescription": "This event is deprecated.",
"Counter": "0,1,2,3",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.MISS", "EventName": "L2_RQSTS.MISS",
...@@ -164,6 +184,7 @@ ...@@ -164,6 +184,7 @@
}, },
{ {
"BriefDescription": "This event is deprecated.", "BriefDescription": "This event is deprecated.",
"Counter": "0,1,2,3",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.REFERENCES", "EventName": "L2_RQSTS.REFERENCES",
...@@ -172,6 +193,7 @@ ...@@ -172,6 +193,7 @@
}, },
{ {
"BriefDescription": "RFO requests that hit L2 cache", "BriefDescription": "RFO requests that hit L2 cache",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.RFO_HIT", "EventName": "L2_RQSTS.RFO_HIT",
"PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.", "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.",
...@@ -180,6 +202,7 @@ ...@@ -180,6 +202,7 @@
}, },
{ {
"BriefDescription": "RFO requests that miss L2 cache", "BriefDescription": "RFO requests that miss L2 cache",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.RFO_MISS", "EventName": "L2_RQSTS.RFO_MISS",
"PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.", "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.",
...@@ -188,6 +211,7 @@ ...@@ -188,6 +211,7 @@
}, },
{ {
"BriefDescription": "SW prefetch requests that hit L2 cache.", "BriefDescription": "SW prefetch requests that hit L2 cache.",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.SWPF_HIT", "EventName": "L2_RQSTS.SWPF_HIT",
"PublicDescription": "Counts Software prefetch requests that hit the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.", "PublicDescription": "Counts Software prefetch requests that hit the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
...@@ -196,6 +220,7 @@ ...@@ -196,6 +220,7 @@
}, },
{ {
"BriefDescription": "SW prefetch requests that miss L2 cache.", "BriefDescription": "SW prefetch requests that miss L2 cache.",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.SWPF_MISS", "EventName": "L2_RQSTS.SWPF_MISS",
"PublicDescription": "Counts Software prefetch requests that miss the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.", "PublicDescription": "Counts Software prefetch requests that miss the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
...@@ -204,6 +229,7 @@ ...@@ -204,6 +229,7 @@
}, },
{ {
"BriefDescription": "L2 writebacks that access L2 cache", "BriefDescription": "L2 writebacks that access L2 cache",
"Counter": "0,1,2,3",
"EventCode": "0xF0", "EventCode": "0xF0",
"EventName": "L2_TRANS.L2_WB", "EventName": "L2_TRANS.L2_WB",
"PublicDescription": "Counts L2 writebacks that access L2 cache.", "PublicDescription": "Counts L2 writebacks that access L2 cache.",
...@@ -212,6 +238,7 @@ ...@@ -212,6 +238,7 @@
}, },
{ {
"BriefDescription": "Core-originated cacheable requests that missed L3 (Except hardware prefetches to the L3)", "BriefDescription": "Core-originated cacheable requests that missed L3 (Except hardware prefetches to the L3)",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x2e", "EventCode": "0x2e",
"EventName": "LONGEST_LAT_CACHE.MISS", "EventName": "LONGEST_LAT_CACHE.MISS",
"PublicDescription": "Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.", "PublicDescription": "Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.",
...@@ -220,6 +247,7 @@ ...@@ -220,6 +247,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions.", "BriefDescription": "Retired load instructions.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.ALL_LOADS", "EventName": "MEM_INST_RETIRED.ALL_LOADS",
...@@ -230,6 +258,7 @@ ...@@ -230,6 +258,7 @@
}, },
{ {
"BriefDescription": "Retired store instructions.", "BriefDescription": "Retired store instructions.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.ALL_STORES", "EventName": "MEM_INST_RETIRED.ALL_STORES",
...@@ -240,6 +269,7 @@ ...@@ -240,6 +269,7 @@
}, },
{ {
"BriefDescription": "All retired memory instructions.", "BriefDescription": "All retired memory instructions.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.ANY", "EventName": "MEM_INST_RETIRED.ANY",
...@@ -250,6 +280,7 @@ ...@@ -250,6 +280,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions with locked access.", "BriefDescription": "Retired load instructions with locked access.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.LOCK_LOADS", "EventName": "MEM_INST_RETIRED.LOCK_LOADS",
...@@ -260,6 +291,7 @@ ...@@ -260,6 +291,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions that split across a cacheline boundary.", "BriefDescription": "Retired load instructions that split across a cacheline boundary.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.SPLIT_LOADS", "EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
...@@ -270,6 +302,7 @@ ...@@ -270,6 +302,7 @@
}, },
{ {
"BriefDescription": "Retired store instructions that split across a cacheline boundary.", "BriefDescription": "Retired store instructions that split across a cacheline boundary.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.SPLIT_STORES", "EventName": "MEM_INST_RETIRED.SPLIT_STORES",
...@@ -280,6 +313,7 @@ ...@@ -280,6 +313,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions that miss the STLB.", "BriefDescription": "Retired load instructions that miss the STLB.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS", "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
...@@ -290,6 +324,7 @@ ...@@ -290,6 +324,7 @@
}, },
{ {
"BriefDescription": "Retired store instructions that miss the STLB.", "BriefDescription": "Retired store instructions that miss the STLB.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_INST_RETIRED.STLB_MISS_STORES", "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
...@@ -300,6 +335,7 @@ ...@@ -300,6 +335,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache", "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd2", "EventCode": "0xd2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
...@@ -310,6 +346,7 @@ ...@@ -310,6 +346,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3", "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd2", "EventCode": "0xd2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
...@@ -320,6 +357,7 @@ ...@@ -320,6 +357,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.", "BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd2", "EventCode": "0xd2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
...@@ -330,6 +368,7 @@ ...@@ -330,6 +368,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required", "BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd2", "EventCode": "0xd2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
...@@ -340,6 +379,7 @@ ...@@ -340,6 +379,7 @@
}, },
{ {
"BriefDescription": "Retired instructions with at least 1 uncacheable load or Bus Lock.", "BriefDescription": "Retired instructions with at least 1 uncacheable load or Bus Lock.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd4", "EventCode": "0xd4",
"EventName": "MEM_LOAD_MISC_RETIRED.UC", "EventName": "MEM_LOAD_MISC_RETIRED.UC",
...@@ -350,6 +390,7 @@ ...@@ -350,6 +390,7 @@
}, },
{ {
"BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.", "BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_RETIRED.FB_HIT", "EventName": "MEM_LOAD_RETIRED.FB_HIT",
...@@ -360,6 +401,7 @@ ...@@ -360,6 +401,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions with L1 cache hits as data sources", "BriefDescription": "Retired load instructions with L1 cache hits as data sources",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_RETIRED.L1_HIT", "EventName": "MEM_LOAD_RETIRED.L1_HIT",
...@@ -370,6 +412,7 @@ ...@@ -370,6 +412,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions missed L1 cache as data sources", "BriefDescription": "Retired load instructions missed L1 cache as data sources",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_RETIRED.L1_MISS", "EventName": "MEM_LOAD_RETIRED.L1_MISS",
...@@ -380,6 +423,7 @@ ...@@ -380,6 +423,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions with L2 cache hits as data sources", "BriefDescription": "Retired load instructions with L2 cache hits as data sources",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_RETIRED.L2_HIT", "EventName": "MEM_LOAD_RETIRED.L2_HIT",
...@@ -390,6 +434,7 @@ ...@@ -390,6 +434,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions missed L2 cache as data sources", "BriefDescription": "Retired load instructions missed L2 cache as data sources",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_RETIRED.L2_MISS", "EventName": "MEM_LOAD_RETIRED.L2_MISS",
...@@ -400,6 +445,7 @@ ...@@ -400,6 +445,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions with L3 cache hits as data sources", "BriefDescription": "Retired load instructions with L3 cache hits as data sources",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_RETIRED.L3_HIT", "EventName": "MEM_LOAD_RETIRED.L3_HIT",
...@@ -410,6 +456,7 @@ ...@@ -410,6 +456,7 @@
}, },
{ {
"BriefDescription": "Retired load instructions missed L3 cache as data sources", "BriefDescription": "Retired load instructions missed L3 cache as data sources",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_RETIRED.L3_MISS", "EventName": "MEM_LOAD_RETIRED.L3_MISS",
...@@ -420,6 +467,7 @@ ...@@ -420,6 +467,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.ANY", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -429,6 +477,7 @@ ...@@ -429,6 +477,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -438,6 +487,7 @@ ...@@ -438,6 +487,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -447,6 +497,7 @@ ...@@ -447,6 +497,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -456,6 +507,7 @@ ...@@ -456,6 +507,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -465,6 +517,7 @@ ...@@ -465,6 +517,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_SENT", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_SENT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -474,6 +527,7 @@ ...@@ -474,6 +527,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.ANY", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -483,6 +537,7 @@ ...@@ -483,6 +537,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.", "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -492,6 +547,7 @@ ...@@ -492,6 +547,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.", "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -501,6 +557,7 @@ ...@@ -501,6 +557,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.", "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -510,6 +567,7 @@ ...@@ -510,6 +567,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.", "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -519,6 +577,7 @@ ...@@ -519,6 +577,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent.", "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_SENT", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_SENT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -528,6 +587,7 @@ ...@@ -528,6 +587,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.L3_HIT.ANY", "EventName": "OCR.DEMAND_RFO.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -537,6 +597,7 @@ ...@@ -537,6 +597,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -546,6 +607,7 @@ ...@@ -546,6 +607,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -555,6 +617,7 @@ ...@@ -555,6 +617,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_MISS", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -564,6 +627,7 @@ ...@@ -564,6 +627,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -573,6 +637,7 @@ ...@@ -573,6 +637,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_SENT", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_SENT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -582,6 +647,7 @@ ...@@ -582,6 +647,7 @@
}, },
{ {
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.ANY", "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -591,6 +657,7 @@ ...@@ -591,6 +657,7 @@
}, },
{ {
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.", "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_MISS", "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -600,6 +667,7 @@ ...@@ -600,6 +667,7 @@
}, },
{ {
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.", "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -609,6 +677,7 @@ ...@@ -609,6 +677,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.ANY", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -618,6 +687,7 @@ ...@@ -618,6 +687,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -627,6 +697,7 @@ ...@@ -627,6 +697,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -636,6 +707,7 @@ ...@@ -636,6 +707,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -645,6 +717,7 @@ ...@@ -645,6 +717,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -654,6 +727,7 @@ ...@@ -654,6 +727,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_SENT", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_SENT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -663,6 +737,7 @@ ...@@ -663,6 +737,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.ANY", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -672,6 +747,7 @@ ...@@ -672,6 +747,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HITM", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -681,6 +757,7 @@ ...@@ -681,6 +757,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -690,6 +767,7 @@ ...@@ -690,6 +767,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_MISS", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -699,6 +777,7 @@ ...@@ -699,6 +777,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -708,6 +787,7 @@ ...@@ -708,6 +787,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_SENT", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_SENT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -717,6 +797,7 @@ ...@@ -717,6 +797,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetches to the L3 only that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts hardware prefetches to the L3 only that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L3.L3_HIT.ANY", "EventName": "OCR.HWPF_L3.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -726,6 +807,7 @@ ...@@ -726,6 +807,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.OTHER.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -735,6 +817,7 @@ ...@@ -735,6 +817,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.L3_HIT.SNOOP_MISS", "EventName": "OCR.OTHER.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -744,6 +827,7 @@ ...@@ -744,6 +827,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.OTHER.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -753,6 +837,7 @@ ...@@ -753,6 +837,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.L3_HIT.SNOOP_SENT", "EventName": "OCR.OTHER.L3_HIT.SNOOP_SENT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -762,6 +847,7 @@ ...@@ -762,6 +847,7 @@
}, },
{ {
"BriefDescription": "Counts streaming stores that hit a cacheline in the L3 where a snoop was sent or not.", "BriefDescription": "Counts streaming stores that hit a cacheline in the L3 where a snoop was sent or not.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.STREAMING_WR.L3_HIT.ANY", "EventName": "OCR.STREAMING_WR.L3_HIT.ANY",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -771,6 +857,7 @@ ...@@ -771,6 +857,7 @@
}, },
{ {
"BriefDescription": "Demand and prefetch data reads", "BriefDescription": "Demand and prefetch data reads",
"Counter": "0,1,2,3",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.ALL_DATA_RD", "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
"PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.", "PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
...@@ -779,6 +866,7 @@ ...@@ -779,6 +866,7 @@
}, },
{ {
"BriefDescription": "Counts memory transactions sent to the uncore.", "BriefDescription": "Counts memory transactions sent to the uncore.",
"Counter": "0,1,2,3",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.ALL_REQUESTS", "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
"PublicDescription": "Counts memory transactions sent to the uncore including requests initiated by the core, all L3 prefetches, reads resulting from page walks, and snoop responses.", "PublicDescription": "Counts memory transactions sent to the uncore including requests initiated by the core, all L3 prefetches, reads resulting from page walks, and snoop responses.",
...@@ -787,6 +875,7 @@ ...@@ -787,6 +875,7 @@
}, },
{ {
"BriefDescription": "Demand Data Read requests sent to uncore", "BriefDescription": "Demand Data Read requests sent to uncore",
"Counter": "0,1,2,3",
"EventCode": "0xb0", "EventCode": "0xb0",
"EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
"PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.", "PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
...@@ -795,6 +884,7 @@ ...@@ -795,6 +884,7 @@
}, },
{ {
"BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM", "BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
"Counter": "0,1,2,3",
"EventCode": "0xb0", "EventCode": "0xb0",
"EventName": "OFFCORE_REQUESTS.DEMAND_RFO", "EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
"PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.", "PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
...@@ -803,6 +893,7 @@ ...@@ -803,6 +893,7 @@
}, },
{ {
"BriefDescription": "For every cycle, increments by the number of outstanding data read requests pending.", "BriefDescription": "For every cycle, increments by the number of outstanding data read requests pending.",
"Counter": "0,1,2,3",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
"PublicDescription": "For every cycle, increments by the number of outstanding data read requests pending. Data read requests include cacheable demand reads and L2 prefetches, but do not include RFOs, code reads or prefetches to the L3. Reads due to page walks resulting from any request type will also be counted. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.", "PublicDescription": "For every cycle, increments by the number of outstanding data read requests pending. Data read requests include cacheable demand reads and L2 prefetches, but do not include RFOs, code reads or prefetches to the L3. Reads due to page walks resulting from any request type will also be counted. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
...@@ -811,6 +902,7 @@ ...@@ -811,6 +902,7 @@
}, },
{ {
"BriefDescription": "Cycles where at least 1 outstanding data read request is pending.", "BriefDescription": "Cycles where at least 1 outstanding data read request is pending.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
...@@ -820,6 +912,7 @@ ...@@ -820,6 +912,7 @@
}, },
{ {
"BriefDescription": "Cycles where at least 1 outstanding Demand RFO request is pending.", "BriefDescription": "Cycles where at least 1 outstanding Demand RFO request is pending.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
...@@ -829,6 +922,7 @@ ...@@ -829,6 +922,7 @@
}, },
{ {
"BriefDescription": "For every cycle, increments by the number of outstanding demand data read requests pending.", "BriefDescription": "For every cycle, increments by the number of outstanding demand data read requests pending.",
"Counter": "0,1,2,3",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
"PublicDescription": "For every cycle, increments by the number of outstanding demand data read requests pending. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.", "PublicDescription": "For every cycle, increments by the number of outstanding demand data read requests pending. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
...@@ -837,6 +931,7 @@ ...@@ -837,6 +931,7 @@
}, },
{ {
"BriefDescription": "Store Read transactions pending for off-core. Highly correlated.", "BriefDescription": "Store Read transactions pending for off-core. Highly correlated.",
"Counter": "0,1,2,3",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
"PublicDescription": "Counts the number of off-core outstanding read-for-ownership (RFO) store transactions every cycle. An RFO transaction is considered to be in the Off-core outstanding state between L2 cache miss and transaction completion.", "PublicDescription": "Counts the number of off-core outstanding read-for-ownership (RFO) store transactions every cycle. An RFO transaction is considered to be in the Off-core outstanding state between L2 cache miss and transaction completion.",
...@@ -845,6 +940,7 @@ ...@@ -845,6 +940,7 @@
}, },
{ {
"BriefDescription": "Counts bus locks, accounts for cache line split locks and UC locks.", "BriefDescription": "Counts bus locks, accounts for cache line split locks and UC locks.",
"Counter": "0,1,2,3",
"EventCode": "0xF4", "EventCode": "0xF4",
"EventName": "SQ_MISC.BUS_LOCK", "EventName": "SQ_MISC.BUS_LOCK",
"PublicDescription": "Counts the more expensive bus lock needed to enforce cache coherency for certain memory accesses that need to be done atomically. Can be created by issuing an atomic instruction (via the LOCK prefix) which causes a cache line split or accesses uncacheable memory.", "PublicDescription": "Counts the more expensive bus lock needed to enforce cache coherency for certain memory accesses that need to be done atomically. Can be created by issuing an atomic instruction (via the LOCK prefix) which causes a cache line split or accesses uncacheable memory.",
...@@ -853,14 +949,24 @@ ...@@ -853,14 +949,24 @@
}, },
{ {
"BriefDescription": "Cycles the queue waiting for offcore responses is full.", "BriefDescription": "Cycles the queue waiting for offcore responses is full.",
"Counter": "0,1,2,3",
"EventCode": "0xf4", "EventCode": "0xf4",
"EventName": "SQ_MISC.SQ_FULL", "EventName": "SQ_MISC.SQ_FULL",
"PublicDescription": "Counts the cycles for which the thread is active and the queue waiting for responses from the uncore cannot take any more entries.", "PublicDescription": "Counts the cycles for which the thread is active and the queue waiting for responses from the uncore cannot take any more entries.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x4" "UMask": "0x4"
}, },
{
"BriefDescription": "Counts the number of PREFETCHNTA, PREFETCHW, PREFETCHT0, PREFETCHT1 or PREFETCHT2 instructions executed.",
"Counter": "0,1,2,3",
"EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.ANY",
"SampleAfterValue": "100003",
"UMask": "0xf"
},
{ {
"BriefDescription": "Number of PREFETCHNTA instructions executed.", "BriefDescription": "Number of PREFETCHNTA instructions executed.",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.NTA", "EventName": "SW_PREFETCH_ACCESS.NTA",
"PublicDescription": "Counts the number of PREFETCHNTA instructions executed.", "PublicDescription": "Counts the number of PREFETCHNTA instructions executed.",
...@@ -869,6 +975,7 @@ ...@@ -869,6 +975,7 @@
}, },
{ {
"BriefDescription": "Number of PREFETCHW instructions executed.", "BriefDescription": "Number of PREFETCHW instructions executed.",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.PREFETCHW", "EventName": "SW_PREFETCH_ACCESS.PREFETCHW",
"PublicDescription": "Counts the number of PREFETCHW instructions executed.", "PublicDescription": "Counts the number of PREFETCHW instructions executed.",
...@@ -877,6 +984,7 @@ ...@@ -877,6 +984,7 @@
}, },
{ {
"BriefDescription": "Number of PREFETCHT0 instructions executed.", "BriefDescription": "Number of PREFETCHT0 instructions executed.",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.T0", "EventName": "SW_PREFETCH_ACCESS.T0",
"PublicDescription": "Counts the number of PREFETCHT0 instructions executed.", "PublicDescription": "Counts the number of PREFETCHT0 instructions executed.",
...@@ -885,6 +993,7 @@ ...@@ -885,6 +993,7 @@
}, },
{ {
"BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.", "BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.T1_T2", "EventName": "SW_PREFETCH_ACCESS.T1_T2",
"PublicDescription": "Counts the number of PREFETCHT1 or PREFETCHT2 instructions executed.", "PublicDescription": "Counts the number of PREFETCHT1 or PREFETCHT2 instructions executed.",
......
tools/perf/pmu-events/arch/x86/icelake/counter.json 0 → 100644
View file @ 91b59892
[
{
"Unit": "core",
"CountersNumFixed": "4",
"CountersNumGeneric": "8"
},
{
"Unit": "ARB",
"CountersNumFixed": "0",
"CountersNumGeneric": "2"
},
{
"Unit": "CLOCK",
"CountersNumFixed": 1,
"CountersNumGeneric": "0"
}
]
\ No newline at end of file
tools/perf/pmu-events/arch/x86/icelake/floating-point.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Counts all microcode FP assists.", "BriefDescription": "Counts all microcode FP assists.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc1", "EventCode": "0xc1",
"EventName": "ASSISTS.FP", "EventName": "ASSISTS.FP",
"PublicDescription": "Counts all microcode Floating Point assists.", "PublicDescription": "Counts all microcode Floating Point assists.",
...@@ -9,6 +10,7 @@ ...@@ -9,6 +10,7 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
"PublicDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -17,6 +19,7 @@ ...@@ -17,6 +19,7 @@
}, },
{ {
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
"PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -25,6 +28,7 @@ ...@@ -25,6 +28,7 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
"PublicDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -33,6 +37,7 @@ ...@@ -33,6 +37,7 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
"PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -41,6 +46,7 @@ ...@@ -41,6 +46,7 @@
}, },
{ {
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, 1 for each element. Applies to SSE* and AVX* packed single precision and packed double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.", "BriefDescription": "Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, 1 for each element. Applies to SSE* and AVX* packed single precision and packed double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.4_FLOPS", "EventName": "FP_ARITH_INST_RETIRED.4_FLOPS",
"PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision and 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point and packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision and 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point and packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -49,6 +55,7 @@ ...@@ -49,6 +55,7 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE",
"PublicDescription": "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -57,6 +64,7 @@ ...@@ -57,6 +64,7 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE",
"PublicDescription": "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -65,6 +73,7 @@ ...@@ -65,6 +73,7 @@
}, },
{ {
"BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision FP instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, 1 for each element. Applies to SSE* and AVX* packed single precision and double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.", "BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision FP instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, 1 for each element. Applies to SSE* and AVX* packed single precision and double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.8_FLOPS", "EventName": "FP_ARITH_INST_RETIRED.8_FLOPS",
"PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision and double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision and double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -73,6 +82,7 @@ ...@@ -73,6 +82,7 @@
}, },
{ {
"BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.", "BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.SCALAR", "EventName": "FP_ARITH_INST_RETIRED.SCALAR",
"PublicDescription": "Number of SSE/AVX computational scalar single precision and double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational scalar single precision and double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -81,6 +91,7 @@ ...@@ -81,6 +91,7 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
"PublicDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -89,6 +100,7 @@ ...@@ -89,6 +100,7 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
"PublicDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -97,6 +109,7 @@ ...@@ -97,6 +109,7 @@
}, },
{ {
"BriefDescription": "Number of any Vector retired FP arithmetic instructions", "BriefDescription": "Number of any Vector retired FP arithmetic instructions",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7", "EventCode": "0xc7",
"EventName": "FP_ARITH_INST_RETIRED.VECTOR", "EventName": "FP_ARITH_INST_RETIRED.VECTOR",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
......
tools/perf/pmu-events/arch/x86/icelake/frontend.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.", "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.",
"Counter": "0,1,2,3",
"EventCode": "0xe6", "EventCode": "0xe6",
"EventName": "BACLEARS.ANY", "EventName": "BACLEARS.ANY",
"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.", "PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.",
...@@ -9,6 +10,7 @@ ...@@ -9,6 +10,7 @@
}, },
{ {
"BriefDescription": "Stalls caused by changing prefix length of the instruction. [This event is alias to ILD_STALL.LCP]", "BriefDescription": "Stalls caused by changing prefix length of the instruction. [This event is alias to ILD_STALL.LCP]",
"Counter": "0,1,2,3",
"EventCode": "0x87", "EventCode": "0x87",
"EventName": "DECODE.LCP", "EventName": "DECODE.LCP",
"PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to ILD_STALL.LCP]", "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to ILD_STALL.LCP]",
...@@ -17,6 +19,7 @@ ...@@ -17,6 +19,7 @@
}, },
{ {
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0xab", "EventCode": "0xab",
...@@ -27,6 +30,7 @@ ...@@ -27,6 +30,7 @@
}, },
{ {
"BriefDescription": "DSB-to-MITE switch true penalty cycles.", "BriefDescription": "DSB-to-MITE switch true penalty cycles.",
"Counter": "0,1,2,3",
"EventCode": "0xab", "EventCode": "0xab",
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES", "EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previously fetched instructions that were decoded by the legacy x86 decode pipeline (MITE). This event counts fetch penalty cycles when a transition occurs from DSB to MITE.", "PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previously fetched instructions that were decoded by the legacy x86 decode pipeline (MITE). This event counts fetch penalty cycles when a transition occurs from DSB to MITE.",
...@@ -35,6 +39,7 @@ ...@@ -35,6 +39,7 @@
}, },
{ {
"BriefDescription": "Retired Instructions who experienced DSB miss.", "BriefDescription": "Retired Instructions who experienced DSB miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.ANY_DSB_MISS", "EventName": "FRONTEND_RETIRED.ANY_DSB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -46,6 +51,7 @@ ...@@ -46,6 +51,7 @@
}, },
{ {
"BriefDescription": "Retired Instructions who experienced a critical DSB miss.", "BriefDescription": "Retired Instructions who experienced a critical DSB miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.DSB_MISS", "EventName": "FRONTEND_RETIRED.DSB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -57,6 +63,7 @@ ...@@ -57,6 +63,7 @@
}, },
{ {
"BriefDescription": "Retired Instructions who experienced iTLB true miss.", "BriefDescription": "Retired Instructions who experienced iTLB true miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.ITLB_MISS", "EventName": "FRONTEND_RETIRED.ITLB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -68,6 +75,7 @@ ...@@ -68,6 +75,7 @@
}, },
{ {
"BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.", "BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.L1I_MISS", "EventName": "FRONTEND_RETIRED.L1I_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -79,6 +87,7 @@ ...@@ -79,6 +87,7 @@
}, },
{ {
"BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.", "BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.L2_MISS", "EventName": "FRONTEND_RETIRED.L2_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -90,6 +99,7 @@ ...@@ -90,6 +99,7 @@
}, },
{ {
"BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_1", "EventName": "FRONTEND_RETIRED.LATENCY_GE_1",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -101,6 +111,7 @@ ...@@ -101,6 +111,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_128", "EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -112,6 +123,7 @@ ...@@ -112,6 +123,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_16", "EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -123,6 +135,7 @@ ...@@ -123,6 +135,7 @@
}, },
{ {
"BriefDescription": "Retired instructions after front-end starvation of at least 2 cycles", "BriefDescription": "Retired instructions after front-end starvation of at least 2 cycles",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2", "EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -134,6 +147,7 @@ ...@@ -134,6 +147,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_256", "EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -145,6 +159,7 @@ ...@@ -145,6 +159,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1", "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -156,6 +171,7 @@ ...@@ -156,6 +171,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_32", "EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -167,6 +183,7 @@ ...@@ -167,6 +183,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_4", "EventName": "FRONTEND_RETIRED.LATENCY_GE_4",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -178,6 +195,7 @@ ...@@ -178,6 +195,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_512", "EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -189,6 +207,7 @@ ...@@ -189,6 +207,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_64", "EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -200,6 +219,7 @@ ...@@ -200,6 +219,7 @@
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_8", "EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -211,6 +231,7 @@ ...@@ -211,6 +231,7 @@
}, },
{ {
"BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.", "BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.STLB_MISS", "EventName": "FRONTEND_RETIRED.STLB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -222,6 +243,7 @@ ...@@ -222,6 +243,7 @@
}, },
{ {
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss. [This event is alias to ICACHE_DATA.STALLS]", "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss. [This event is alias to ICACHE_DATA.STALLS]",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE_16B.IFDATA_STALL", "EventName": "ICACHE_16B.IFDATA_STALL",
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity. [This event is alias to ICACHE_DATA.STALLS]", "PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity. [This event is alias to ICACHE_DATA.STALLS]",
...@@ -230,6 +252,7 @@ ...@@ -230,6 +252,7 @@
}, },
{ {
"BriefDescription": "Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.", "BriefDescription": "Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
"Counter": "0,1,2,3",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "ICACHE_64B.IFTAG_HIT", "EventName": "ICACHE_64B.IFTAG_HIT",
"PublicDescription": "Counts instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.", "PublicDescription": "Counts instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.",
...@@ -238,6 +261,7 @@ ...@@ -238,6 +261,7 @@
}, },
{ {
"BriefDescription": "Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.", "BriefDescription": "Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
"Counter": "0,1,2,3",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "ICACHE_64B.IFTAG_MISS", "EventName": "ICACHE_64B.IFTAG_MISS",
"PublicDescription": "Counts instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.", "PublicDescription": "Counts instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity. Accounts for both cacheable and uncacheable accesses.",
...@@ -246,6 +270,7 @@ ...@@ -246,6 +270,7 @@
}, },
{ {
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_TAG.STALLS]", "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_TAG.STALLS]",
"Counter": "0,1,2,3",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "ICACHE_64B.IFTAG_STALL", "EventName": "ICACHE_64B.IFTAG_STALL",
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_TAG.STALLS]", "PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_TAG.STALLS]",
...@@ -254,6 +279,7 @@ ...@@ -254,6 +279,7 @@
}, },
{ {
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss. [This event is alias to ICACHE_16B.IFDATA_STALL]", "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss. [This event is alias to ICACHE_16B.IFDATA_STALL]",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE_DATA.STALLS", "EventName": "ICACHE_DATA.STALLS",
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity. [This event is alias to ICACHE_16B.IFDATA_STALL]", "PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity. [This event is alias to ICACHE_16B.IFDATA_STALL]",
...@@ -262,6 +288,7 @@ ...@@ -262,6 +288,7 @@
}, },
{ {
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_64B.IFTAG_STALL]", "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_64B.IFTAG_STALL]",
"Counter": "0,1,2,3",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "ICACHE_TAG.STALLS", "EventName": "ICACHE_TAG.STALLS",
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_64B.IFTAG_STALL]", "PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss. [This event is alias to ICACHE_64B.IFTAG_STALL]",
...@@ -270,6 +297,7 @@ ...@@ -270,6 +297,7 @@
}, },
{ {
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop", "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.DSB_CYCLES_ANY", "EventName": "IDQ.DSB_CYCLES_ANY",
...@@ -279,15 +307,17 @@ ...@@ -279,15 +307,17 @@
}, },
{ {
"BriefDescription": "Cycles DSB is delivering optimal number of Uops", "BriefDescription": "Cycles DSB is delivering optimal number of Uops",
"Counter": "0,1,2,3",
"CounterMask": "5", "CounterMask": "5",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.DSB_CYCLES_OK", "EventName": "IDQ.DSB_CYCLES_OK",
"PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).", "PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the DSB (Decode Stream Buffer) path. Count includes uops that may 'bypass' the IDQ.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path", "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
"Counter": "0,1,2,3",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.DSB_UOPS", "EventName": "IDQ.DSB_UOPS",
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.", "PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
...@@ -296,6 +326,7 @@ ...@@ -296,6 +326,7 @@
}, },
{ {
"BriefDescription": "Cycles MITE is delivering any Uop", "BriefDescription": "Cycles MITE is delivering any Uop",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MITE_CYCLES_ANY", "EventName": "IDQ.MITE_CYCLES_ANY",
...@@ -305,6 +336,7 @@ ...@@ -305,6 +336,7 @@
}, },
{ {
"BriefDescription": "Cycles MITE is delivering optimal number of Uops", "BriefDescription": "Cycles MITE is delivering optimal number of Uops",
"Counter": "0,1,2,3",
"CounterMask": "5", "CounterMask": "5",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MITE_CYCLES_OK", "EventName": "IDQ.MITE_CYCLES_OK",
...@@ -314,6 +346,7 @@ ...@@ -314,6 +346,7 @@
}, },
{ {
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path", "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
"Counter": "0,1,2,3",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MITE_UOPS", "EventName": "IDQ.MITE_UOPS",
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).", "PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
...@@ -322,6 +355,7 @@ ...@@ -322,6 +355,7 @@
}, },
{ {
"BriefDescription": "Cycles when uops are being delivered to IDQ while MS is busy", "BriefDescription": "Cycles when uops are being delivered to IDQ while MS is busy",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MS_CYCLES_ANY", "EventName": "IDQ.MS_CYCLES_ANY",
...@@ -331,6 +365,7 @@ ...@@ -331,6 +365,7 @@
}, },
{ {
"BriefDescription": "Number of switches from DSB or MITE to the MS", "BriefDescription": "Number of switches from DSB or MITE to the MS",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x79", "EventCode": "0x79",
...@@ -341,6 +376,7 @@ ...@@ -341,6 +376,7 @@
}, },
{ {
"BriefDescription": "Uops delivered to IDQ while MS is busy", "BriefDescription": "Uops delivered to IDQ while MS is busy",
"Counter": "0,1,2,3",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MS_UOPS", "EventName": "IDQ.MS_UOPS",
"PublicDescription": "Counts the total number of uops delivered by the Microcode Sequencer (MS). Any instruction over 4 uops will be delivered by the MS. Some instructions such as transcendentals may additionally generate uops from the MS.", "PublicDescription": "Counts the total number of uops delivered by the Microcode Sequencer (MS). Any instruction over 4 uops will be delivered by the MS. Some instructions such as transcendentals may additionally generate uops from the MS.",
...@@ -349,6 +385,7 @@ ...@@ -349,6 +385,7 @@
}, },
{ {
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled", "BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x9c", "EventCode": "0x9c",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.", "PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
...@@ -357,6 +394,7 @@ ...@@ -357,6 +394,7 @@
}, },
{ {
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled", "BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "5", "CounterMask": "5",
"EventCode": "0x9c", "EventCode": "0x9c",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
...@@ -366,6 +404,7 @@ ...@@ -366,6 +404,7 @@
}, },
{ {
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled", "BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x9C", "EventCode": "0x9C",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK", "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
......
tools/perf/pmu-events/arch/x86/icelake/icl-metrics.json
View file @ 91b59892
...@@ -104,7 +104,7 @@ ...@@ -104,7 +104,7 @@
{ {
"BriefDescription": "This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists", "BriefDescription": "This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists",
"MetricExpr": "34 * ASSISTS.ANY / tma_info_thread_slots", "MetricExpr": "34 * ASSISTS.ANY / tma_info_thread_slots",
"MetricGroup": "TopdownL4;tma_L4_group;tma_microcode_sequencer_group", "MetricGroup": "BvIO;TopdownL4;tma_L4_group;tma_microcode_sequencer_group",
"MetricName": "tma_assists", "MetricName": "tma_assists",
"MetricThreshold": "tma_assists > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)", "MetricThreshold": "tma_assists > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)",
"PublicDescription": "This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists. Assists are long sequences of uops that are required in certain corner-cases for operations that cannot be handled natively by the execution pipeline. For example; when working with very small floating point values (so-called Denormals); the FP units are not set up to perform these operations natively. Instead; a sequence of instructions to perform the computation on the Denormals is injected into the pipeline. Since these microcode sequences might be dozens of uops long; Assists can be extremely deleterious to performance and they can be avoided in many cases. Sample with: ASSISTS.ANY", "PublicDescription": "This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists. Assists are long sequences of uops that are required in certain corner-cases for operations that cannot be handled natively by the execution pipeline. For example; when working with very small floating point values (so-called Denormals); the FP units are not set up to perform these operations natively. Instead; a sequence of instructions to perform the computation on the Denormals is injected into the pipeline. Since these microcode sequences might be dozens of uops long; Assists can be extremely deleterious to performance and they can be avoided in many cases. Sample with: ASSISTS.ANY",
...@@ -114,7 +114,7 @@ ...@@ -114,7 +114,7 @@
"BriefDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend", "BriefDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend",
"DefaultMetricgroupName": "TopdownL1", "DefaultMetricgroupName": "TopdownL1",
"MetricExpr": "topdown\\-be\\-bound / (topdown\\-fe\\-bound + topdown\\-bad\\-spec + topdown\\-retiring + topdown\\-be\\-bound) + 5 * INT_MISC.CLEARS_COUNT / tma_info_thread_slots", "MetricExpr": "topdown\\-be\\-bound / (topdown\\-fe\\-bound + topdown\\-bad\\-spec + topdown\\-retiring + topdown\\-be\\-bound) + 5 * INT_MISC.CLEARS_COUNT / tma_info_thread_slots",
"MetricGroup": "Default;TmaL1;TopdownL1;tma_L1_group", "MetricGroup": "BvOB;Default;TmaL1;TopdownL1;tma_L1_group",
"MetricName": "tma_backend_bound", "MetricName": "tma_backend_bound",
"MetricThreshold": "tma_backend_bound > 0.2", "MetricThreshold": "tma_backend_bound > 0.2",
"MetricgroupNoGroup": "TopdownL1;Default", "MetricgroupNoGroup": "TopdownL1;Default",
...@@ -135,7 +135,7 @@ ...@@ -135,7 +135,7 @@
{ {
"BriefDescription": "This metric represents fraction of slots where the CPU was retiring branch instructions.", "BriefDescription": "This metric represents fraction of slots where the CPU was retiring branch instructions.",
"MetricExpr": "tma_light_operations * BR_INST_RETIRED.ALL_BRANCHES / (tma_retiring * tma_info_thread_slots)", "MetricExpr": "tma_light_operations * BR_INST_RETIRED.ALL_BRANCHES / (tma_retiring * tma_info_thread_slots)",
"MetricGroup": "Branches;Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group", "MetricGroup": "Branches;BvBO;Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group",
"MetricName": "tma_branch_instructions", "MetricName": "tma_branch_instructions",
"MetricThreshold": "tma_branch_instructions > 0.1 & tma_light_operations > 0.6", "MetricThreshold": "tma_branch_instructions > 0.1 & tma_light_operations > 0.6",
"ScaleUnit": "100%" "ScaleUnit": "100%"
...@@ -143,7 +143,7 @@ ...@@ -143,7 +143,7 @@
{ {
"BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Branch Misprediction", "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Branch Misprediction",
"MetricExpr": "BR_MISP_RETIRED.ALL_BRANCHES / (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT) * tma_bad_speculation", "MetricExpr": "BR_MISP_RETIRED.ALL_BRANCHES / (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT) * tma_bad_speculation",
"MetricGroup": "BadSpec;BrMispredicts;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueBM", "MetricGroup": "BadSpec;BrMispredicts;BvMP;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueBM",
"MetricName": "tma_branch_mispredicts", "MetricName": "tma_branch_mispredicts",
"MetricThreshold": "tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15", "MetricThreshold": "tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15",
"MetricgroupNoGroup": "TopdownL2", "MetricgroupNoGroup": "TopdownL2",
...@@ -181,7 +181,7 @@ ...@@ -181,7 +181,7 @@
"BriefDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses", "BriefDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
"MetricExpr": "(29 * tma_info_system_core_frequency * MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM + 23.5 * tma_info_system_core_frequency * MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS) * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS / 2) / tma_info_thread_clks", "MetricExpr": "(29 * tma_info_system_core_frequency * MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM + 23.5 * tma_info_system_core_frequency * MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS) * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS / 2) / tma_info_thread_clks",
"MetricGroup": "DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group", "MetricGroup": "BvMS;DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group",
"MetricName": "tma_contested_accesses", "MetricName": "tma_contested_accesses",
"MetricThreshold": "tma_contested_accesses > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_contested_accesses > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses. Contested accesses occur when data written by one Logical Processor are read by another Logical Processor on a different Physical Core. Examples of contested accesses include synchronizations such as locks; true data sharing such as modified locked variables; and false sharing. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM_PS;MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS_PS. Related metrics: tma_data_sharing, tma_false_sharing, tma_machine_clears, tma_remote_cache", "PublicDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses. Contested accesses occur when data written by one Logical Processor are read by another Logical Processor on a different Physical Core. Examples of contested accesses include synchronizations such as locks; true data sharing such as modified locked variables; and false sharing. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM_PS;MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS_PS. Related metrics: tma_data_sharing, tma_false_sharing, tma_machine_clears, tma_remote_cache",
...@@ -201,7 +201,7 @@ ...@@ -201,7 +201,7 @@
"BriefDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses", "BriefDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
"MetricExpr": "23.5 * tma_info_system_core_frequency * MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS / 2) / tma_info_thread_clks", "MetricExpr": "23.5 * tma_info_system_core_frequency * MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS / 2) / tma_info_thread_clks",
"MetricGroup": "Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group", "MetricGroup": "BvMS;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group",
"MetricName": "tma_data_sharing", "MetricName": "tma_data_sharing",
"MetricThreshold": "tma_data_sharing > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_data_sharing > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses. Data shared by multiple Logical Processors (even just read shared) may cause increased access latency due to cache coherency. Excessive data sharing can drastically harm multithreaded performance. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT_PS. Related metrics: tma_contested_accesses, tma_false_sharing, tma_machine_clears, tma_remote_cache", "PublicDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses. Data shared by multiple Logical Processors (even just read shared) may cause increased access latency due to cache coherency. Excessive data sharing can drastically harm multithreaded performance. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT_PS. Related metrics: tma_contested_accesses, tma_false_sharing, tma_machine_clears, tma_remote_cache",
...@@ -219,7 +219,7 @@ ...@@ -219,7 +219,7 @@
{ {
"BriefDescription": "This metric represents fraction of cycles where the Divider unit was active", "BriefDescription": "This metric represents fraction of cycles where the Divider unit was active",
"MetricExpr": "ARITH.DIVIDER_ACTIVE / tma_info_thread_clks", "MetricExpr": "ARITH.DIVIDER_ACTIVE / tma_info_thread_clks",
"MetricGroup": "TopdownL3;tma_L3_group;tma_core_bound_group", "MetricGroup": "BvCB;TopdownL3;tma_L3_group;tma_core_bound_group",
"MetricName": "tma_divider", "MetricName": "tma_divider",
"MetricThreshold": "tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)", "MetricThreshold": "tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)",
"PublicDescription": "This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication. Sample with: ARITH.DIVIDER_ACTIVE", "PublicDescription": "This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication. Sample with: ARITH.DIVIDER_ACTIVE",
...@@ -250,13 +250,13 @@ ...@@ -250,13 +250,13 @@
"MetricGroup": "DSBmiss;FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB", "MetricGroup": "DSBmiss;FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB",
"MetricName": "tma_dsb_switches", "MetricName": "tma_dsb_switches",
"MetricThreshold": "tma_dsb_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)", "MetricThreshold": "tma_dsb_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
"PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines. The DSB (decoded i-cache) is a Uop Cache where the front-end directly delivers Uops (micro operations) avoiding heavy x86 decoding. The DSB pipeline has shorter latency and delivered higher bandwidth than the MITE (legacy instruction decode pipeline). Switching between the two pipelines can cause penalties hence this metric measures the exposed penalty. Sample with: FRONTEND_RETIRED.DSB_MISS_PS. Related metrics: tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp", "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines. The DSB (decoded i-cache) is a Uop Cache where the front-end directly delivers Uops (micro operations) avoiding heavy x86 decoding. The DSB pipeline has shorter latency and delivered higher bandwidth than the MITE (legacy instruction decode pipeline). Switching between the two pipelines can cause penalties hence this metric measures the exposed penalty. Sample with: FRONTEND_RETIRED.DSB_MISS_PS. Related metrics: tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp",
"ScaleUnit": "100%" "ScaleUnit": "100%"
}, },
{ {
"BriefDescription": "This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses", "BriefDescription": "This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses",
"MetricExpr": "min(7 * cpu@DTLB_LOAD_MISSES.STLB_HIT\\,cmask\\=1@ + DTLB_LOAD_MISSES.WALK_ACTIVE, max(CYCLE_ACTIVITY.CYCLES_MEM_ANY - CYCLE_ACTIVITY.CYCLES_L1D_MISS, 0)) / tma_info_thread_clks", "MetricExpr": "min(7 * cpu@DTLB_LOAD_MISSES.STLB_HIT\\,cmask\\=1@ + DTLB_LOAD_MISSES.WALK_ACTIVE, max(CYCLE_ACTIVITY.CYCLES_MEM_ANY - CYCLE_ACTIVITY.CYCLES_L1D_MISS, 0)) / tma_info_thread_clks",
"MetricGroup": "MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_l1_bound_group", "MetricGroup": "BvMT;MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_l1_bound_group",
"MetricName": "tma_dtlb_load", "MetricName": "tma_dtlb_load",
"MetricThreshold": "tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses. TLBs (Translation Look-aside Buffers) are processor caches for recently used entries out of the Page Tables that are used to map virtual- to physical-addresses by the operating system. This metric approximates the potential delay of demand loads missing the first-level data TLB (assuming worst case scenario with back to back misses to different pages). This includes hitting in the second-level TLB (STLB) as well as performing a hardware page walk on an STLB miss. Sample with: MEM_INST_RETIRED.STLB_MISS_LOADS_PS. Related metrics: tma_dtlb_store, tma_info_bottleneck_memory_data_tlbs, tma_info_bottleneck_memory_synchronization", "PublicDescription": "This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses. TLBs (Translation Look-aside Buffers) are processor caches for recently used entries out of the Page Tables that are used to map virtual- to physical-addresses by the operating system. This metric approximates the potential delay of demand loads missing the first-level data TLB (assuming worst case scenario with back to back misses to different pages). This includes hitting in the second-level TLB (STLB) as well as performing a hardware page walk on an STLB miss. Sample with: MEM_INST_RETIRED.STLB_MISS_LOADS_PS. Related metrics: tma_dtlb_store, tma_info_bottleneck_memory_data_tlbs, tma_info_bottleneck_memory_synchronization",
...@@ -265,7 +265,7 @@ ...@@ -265,7 +265,7 @@
{ {
"BriefDescription": "This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses", "BriefDescription": "This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses",
"MetricExpr": "(7 * cpu@DTLB_STORE_MISSES.STLB_HIT\\,cmask\\=1@ + DTLB_STORE_MISSES.WALK_ACTIVE) / tma_info_core_core_clks", "MetricExpr": "(7 * cpu@DTLB_STORE_MISSES.STLB_HIT\\,cmask\\=1@ + DTLB_STORE_MISSES.WALK_ACTIVE) / tma_info_core_core_clks",
"MetricGroup": "MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_store_bound_group", "MetricGroup": "BvMT;MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_store_bound_group",
"MetricName": "tma_dtlb_store", "MetricName": "tma_dtlb_store",
"MetricThreshold": "tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses. As with ordinary data caching; focus on improving data locality and reducing working-set size to reduce DTLB overhead. Additionally; consider using profile-guided optimization (PGO) to collocate frequently-used data on the same page. Try using larger page sizes for large amounts of frequently-used data. Sample with: MEM_INST_RETIRED.STLB_MISS_STORES_PS. Related metrics: tma_dtlb_load, tma_info_bottleneck_memory_data_tlbs, tma_info_bottleneck_memory_synchronization", "PublicDescription": "This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses. As with ordinary data caching; focus on improving data locality and reducing working-set size to reduce DTLB overhead. Additionally; consider using profile-guided optimization (PGO) to collocate frequently-used data on the same page. Try using larger page sizes for large amounts of frequently-used data. Sample with: MEM_INST_RETIRED.STLB_MISS_STORES_PS. Related metrics: tma_dtlb_load, tma_info_bottleneck_memory_data_tlbs, tma_info_bottleneck_memory_synchronization",
...@@ -274,7 +274,7 @@ ...@@ -274,7 +274,7 @@
{ {
"BriefDescription": "This metric roughly estimates how often CPU was handling synchronizations due to False Sharing", "BriefDescription": "This metric roughly estimates how often CPU was handling synchronizations due to False Sharing",
"MetricExpr": "32.5 * tma_info_system_core_frequency * OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM / tma_info_thread_clks", "MetricExpr": "32.5 * tma_info_system_core_frequency * OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM / tma_info_thread_clks",
"MetricGroup": "DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_store_bound_group", "MetricGroup": "BvMS;DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_store_bound_group",
"MetricName": "tma_false_sharing", "MetricName": "tma_false_sharing",
"MetricThreshold": "tma_false_sharing > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_false_sharing > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric roughly estimates how often CPU was handling synchronizations due to False Sharing. False Sharing is a multithreading hiccup; where multiple Logical Processors contend on different data-elements mapped into the same cache line. Sample with: OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM. Related metrics: tma_contested_accesses, tma_data_sharing, tma_machine_clears, tma_remote_cache", "PublicDescription": "This metric roughly estimates how often CPU was handling synchronizations due to False Sharing. False Sharing is a multithreading hiccup; where multiple Logical Processors contend on different data-elements mapped into the same cache line. Sample with: OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM. Related metrics: tma_contested_accesses, tma_data_sharing, tma_machine_clears, tma_remote_cache",
...@@ -283,7 +283,7 @@ ...@@ -283,7 +283,7 @@
{ {
"BriefDescription": "This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed", "BriefDescription": "This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed",
"MetricExpr": "L1D_PEND_MISS.FB_FULL / tma_info_thread_clks", "MetricExpr": "L1D_PEND_MISS.FB_FULL / tma_info_thread_clks",
"MetricGroup": "MemoryBW;TopdownL4;tma_L4_group;tma_issueBW;tma_issueSL;tma_issueSmSt;tma_l1_bound_group", "MetricGroup": "BvMS;MemoryBW;TopdownL4;tma_L4_group;tma_issueBW;tma_issueSL;tma_issueSmSt;tma_l1_bound_group",
"MetricName": "tma_fb_full", "MetricName": "tma_fb_full",
"MetricThreshold": "tma_fb_full > 0.3", "MetricThreshold": "tma_fb_full > 0.3",
"PublicDescription": "This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed. The higher the metric value; the deeper the memory hierarchy level the misses are satisfied from (metric values >1 are valid). Often it hints on approaching bandwidth limits (to L2 cache; L3 cache or external memory). Related metrics: tma_info_bottleneck_cache_memory_bandwidth, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full, tma_store_latency, tma_streaming_stores", "PublicDescription": "This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed. The higher the metric value; the deeper the memory hierarchy level the misses are satisfied from (metric values >1 are valid). Often it hints on approaching bandwidth limits (to L2 cache; L3 cache or external memory). Related metrics: tma_info_bottleneck_cache_memory_bandwidth, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full, tma_store_latency, tma_streaming_stores",
...@@ -296,7 +296,7 @@ ...@@ -296,7 +296,7 @@
"MetricName": "tma_fetch_bandwidth", "MetricName": "tma_fetch_bandwidth",
"MetricThreshold": "tma_fetch_bandwidth > 0.2", "MetricThreshold": "tma_fetch_bandwidth > 0.2",
"MetricgroupNoGroup": "TopdownL2", "MetricgroupNoGroup": "TopdownL2",
"PublicDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues. For example; inefficiencies at the instruction decoders; or restrictions for caching in the DSB (decoded uops cache) are categorized under Fetch Bandwidth. In such cases; the Frontend typically delivers suboptimal amount of uops to the Backend. Sample with: FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_2_PS. Related metrics: tma_dsb_switches, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp", "PublicDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues. For example; inefficiencies at the instruction decoders; or restrictions for caching in the DSB (decoded uops cache) are categorized under Fetch Bandwidth. In such cases; the Frontend typically delivers suboptimal amount of uops to the Backend. Sample with: FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_1_PS;FRONTEND_RETIRED.LATENCY_GE_2_PS. Related metrics: tma_dsb_switches, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp",
"ScaleUnit": "100%" "ScaleUnit": "100%"
}, },
{ {
...@@ -338,7 +338,7 @@ ...@@ -338,7 +338,7 @@
}, },
{ {
"BriefDescription": "This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired", "BriefDescription": "This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired",
"MetricExpr": "cpu@FP_ARITH_INST_RETIRED.SCALAR_SINGLE\\,umask\\=0x03@ / (tma_retiring * tma_info_thread_slots)", "MetricExpr": "FP_ARITH_INST_RETIRED.SCALAR / (tma_retiring * tma_info_thread_slots)",
"MetricGroup": "Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P", "MetricGroup": "Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P",
"MetricName": "tma_fp_scalar", "MetricName": "tma_fp_scalar",
"MetricThreshold": "tma_fp_scalar > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)", "MetricThreshold": "tma_fp_scalar > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)",
...@@ -347,7 +347,7 @@ ...@@ -347,7 +347,7 @@
}, },
{ {
"BriefDescription": "This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths", "BriefDescription": "This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths",
"MetricExpr": "cpu@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\\,umask\\=0xfc@ / (tma_retiring * tma_info_thread_slots)", "MetricExpr": "FP_ARITH_INST_RETIRED.VECTOR / (tma_retiring * tma_info_thread_slots)",
"MetricGroup": "Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P", "MetricGroup": "Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P",
"MetricName": "tma_fp_vector", "MetricName": "tma_fp_vector",
"MetricThreshold": "tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)", "MetricThreshold": "tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)",
...@@ -385,7 +385,7 @@ ...@@ -385,7 +385,7 @@
"BriefDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend", "BriefDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend",
"DefaultMetricgroupName": "TopdownL1", "DefaultMetricgroupName": "TopdownL1",
"MetricExpr": "topdown\\-fe\\-bound / (topdown\\-fe\\-bound + topdown\\-bad\\-spec + topdown\\-retiring + topdown\\-be\\-bound) - INT_MISC.UOP_DROPPING / tma_info_thread_slots", "MetricExpr": "topdown\\-fe\\-bound / (topdown\\-fe\\-bound + topdown\\-bad\\-spec + topdown\\-retiring + topdown\\-be\\-bound) - INT_MISC.UOP_DROPPING / tma_info_thread_slots",
"MetricGroup": "Default;PGO;TmaL1;TopdownL1;tma_L1_group", "MetricGroup": "BvFB;BvIO;Default;PGO;TmaL1;TopdownL1;tma_L1_group",
"MetricName": "tma_frontend_bound", "MetricName": "tma_frontend_bound",
"MetricThreshold": "tma_frontend_bound > 0.15", "MetricThreshold": "tma_frontend_bound > 0.15",
"MetricgroupNoGroup": "TopdownL1;Default", "MetricgroupNoGroup": "TopdownL1;Default",
...@@ -405,7 +405,7 @@ ...@@ -405,7 +405,7 @@
{ {
"BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to instruction cache misses", "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to instruction cache misses",
"MetricExpr": "ICACHE_DATA.STALLS / tma_info_thread_clks", "MetricExpr": "ICACHE_DATA.STALLS / tma_info_thread_clks",
"MetricGroup": "BigFootprint;FetchLat;IcMiss;TopdownL3;tma_L3_group;tma_fetch_latency_group", "MetricGroup": "BigFootprint;BvBC;FetchLat;IcMiss;TopdownL3;tma_L3_group;tma_fetch_latency_group",
"MetricName": "tma_icache_misses", "MetricName": "tma_icache_misses",
"MetricThreshold": "tma_icache_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)", "MetricThreshold": "tma_icache_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
"PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to instruction cache misses. Sample with: FRONTEND_RETIRED.L2_MISS_PS;FRONTEND_RETIRED.L1I_MISS_PS", "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to instruction cache misses. Sample with: FRONTEND_RETIRED.L2_MISS_PS;FRONTEND_RETIRED.L1I_MISS_PS",
...@@ -460,6 +460,27 @@ ...@@ -460,6 +460,27 @@
"MetricGroup": "BrMispredicts", "MetricGroup": "BrMispredicts",
"MetricName": "tma_info_bad_spec_spec_clears_ratio" "MetricName": "tma_info_bad_spec_spec_clears_ratio"
}, },
{
"BriefDescription": "Probability of Core Bound bottleneck hidden by SMT-profiling artifacts",
"MetricExpr": "tma_info_botlnk_l0_core_bound_likely",
"MetricGroup": "Cor;Metric;SMT",
"MetricName": "tma_info_botlnk_core_bound_likely",
"MetricThreshold": "tma_info_botlnk_core_bound_likely > 0.5"
},
{
"BriefDescription": "Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck.",
"MetricExpr": "100 * (tma_fetch_latency * tma_dsb_switches / (tma_icache_misses + tma_itlb_misses + tma_branch_resteers + tma_ms_switches + tma_lcp + tma_dsb_switches) + tma_fetch_bandwidth * tma_mite / (tma_mite + tma_dsb + tma_lsd))",
"MetricGroup": "DSBmiss;Fed;Scaled_Slots;tma_issueFB",
"MetricName": "tma_info_botlnk_dsb_misses",
"MetricThreshold": "tma_info_botlnk_dsb_misses > 10"
},
{
"BriefDescription": "Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck.",
"MetricExpr": "100 * (tma_fetch_latency * tma_icache_misses / (tma_icache_misses + tma_itlb_misses + tma_branch_resteers + tma_ms_switches + tma_lcp + tma_dsb_switches))",
"MetricGroup": "Fed;FetchLat;IcMiss;Scaled_Slots;tma_issueFL",
"MetricName": "tma_info_botlnk_ic_misses",
"MetricThreshold": "tma_info_botlnk_ic_misses > 5"
},
{ {
"BriefDescription": "Probability of Core Bound bottleneck hidden by SMT-profiling artifacts", "BriefDescription": "Probability of Core Bound bottleneck hidden by SMT-profiling artifacts",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
...@@ -468,6 +489,14 @@ ...@@ -468,6 +489,14 @@
"MetricName": "tma_info_botlnk_l0_core_bound_likely", "MetricName": "tma_info_botlnk_l0_core_bound_likely",
"MetricThreshold": "tma_info_botlnk_l0_core_bound_likely > 0.5" "MetricThreshold": "tma_info_botlnk_l0_core_bound_likely > 0.5"
}, },
{
"BriefDescription": "Total pipeline cost of DSB (uop cache) hits - subset of the Instruction_Fetch_BW Bottleneck",
"MetricExpr": "100 * (tma_frontend_bound * (tma_fetch_bandwidth / (tma_fetch_bandwidth + tma_fetch_latency)) * (tma_dsb / (tma_dsb + tma_lsd + tma_mite)))",
"MetricGroup": "DSB;FetchBW;tma_issueFB",
"MetricName": "tma_info_botlnk_l2_dsb_bandwidth",
"MetricThreshold": "tma_info_botlnk_l2_dsb_bandwidth > 10",
"PublicDescription": "Total pipeline cost of DSB (uop cache) hits - subset of the Instruction_Fetch_BW Bottleneck. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp"
},
{ {
"BriefDescription": "Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck", "BriefDescription": "Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
...@@ -475,7 +504,7 @@ ...@@ -475,7 +504,7 @@
"MetricGroup": "DSBmiss;Fed;tma_issueFB", "MetricGroup": "DSBmiss;Fed;tma_issueFB",
"MetricName": "tma_info_botlnk_l2_dsb_misses", "MetricName": "tma_info_botlnk_l2_dsb_misses",
"MetricThreshold": "tma_info_botlnk_l2_dsb_misses > 10", "MetricThreshold": "tma_info_botlnk_l2_dsb_misses > 10",
"PublicDescription": "Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp" "PublicDescription": "Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp"
}, },
{ {
"BriefDescription": "Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck", "BriefDescription": "Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck",
...@@ -486,40 +515,34 @@ ...@@ -486,40 +515,34 @@
"MetricThreshold": "tma_info_botlnk_l2_ic_misses > 5", "MetricThreshold": "tma_info_botlnk_l2_ic_misses > 5",
"PublicDescription": "Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck. Related metrics: " "PublicDescription": "Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck. Related metrics: "
}, },
{
"BriefDescription": "Total pipeline cost of \"useful operations\" - the baseline operations not covered by Branching_Overhead nor Irregular_Overhead.",
"MetricExpr": "100 * (tma_retiring - (BR_INST_RETIRED.ALL_BRANCHES + BR_INST_RETIRED.NEAR_CALL) / tma_info_thread_slots - tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_heavy_operations)",
"MetricGroup": "Ret",
"MetricName": "tma_info_bottleneck_base_non_br",
"MetricThreshold": "tma_info_bottleneck_base_non_br > 20"
},
{ {
"BriefDescription": "Total pipeline cost of instruction fetch related bottlenecks by large code footprint programs (i-side cache; TLB and BTB misses)", "BriefDescription": "Total pipeline cost of instruction fetch related bottlenecks by large code footprint programs (i-side cache; TLB and BTB misses)",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
"MetricExpr": "100 * tma_fetch_latency * (tma_itlb_misses + tma_icache_misses + tma_unknown_branches) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)", "MetricExpr": "100 * tma_fetch_latency * (tma_itlb_misses + tma_icache_misses + tma_unknown_branches) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)",
"MetricGroup": "BigFootprint;Fed;Frontend;IcMiss;MemoryTLB", "MetricGroup": "BigFootprint;BvBC;Fed;Frontend;IcMiss;MemoryTLB",
"MetricName": "tma_info_bottleneck_big_code", "MetricName": "tma_info_bottleneck_big_code",
"MetricThreshold": "tma_info_bottleneck_big_code > 20" "MetricThreshold": "tma_info_bottleneck_big_code > 20"
}, },
{ {
"BriefDescription": "Total pipeline cost of branch related instructions (used for program control-flow including function calls)", "BriefDescription": "Total pipeline cost of instructions used for program control-flow - a subset of the Retiring category in TMA",
"MetricExpr": "100 * ((BR_INST_RETIRED.ALL_BRANCHES + BR_INST_RETIRED.NEAR_CALL) / tma_info_thread_slots)", "MetricExpr": "100 * ((BR_INST_RETIRED.ALL_BRANCHES + 2 * BR_INST_RETIRED.NEAR_CALL + INST_RETIRED.NOP) / tma_info_thread_slots)",
"MetricGroup": "Ret", "MetricGroup": "BvBO;Ret",
"MetricName": "tma_info_bottleneck_branching_overhead", "MetricName": "tma_info_bottleneck_branching_overhead",
"MetricThreshold": "tma_info_bottleneck_branching_overhead > 5" "MetricThreshold": "tma_info_bottleneck_branching_overhead > 5",
"PublicDescription": "Total pipeline cost of instructions used for program control-flow - a subset of the Retiring category in TMA. Examples include function calls; loops and alignments. (A lower bound)"
}, },
{ {
"BriefDescription": "Total pipeline cost of external Memory- or Cache-Bandwidth related bottlenecks", "BriefDescription": "Total pipeline cost of external Memory- or Cache-Bandwidth related bottlenecks",
"MetricExpr": "100 * (tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_mem_bandwidth / (tma_mem_bandwidth + tma_mem_latency)) + tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_sq_full / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full)) + tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_fb_full / (tma_4k_aliasing + tma_dtlb_load + tma_fb_full + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)))", "MetricExpr": "100 * (tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_mem_bandwidth / (tma_mem_bandwidth + tma_mem_latency)) + tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_sq_full / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full)) + tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_fb_full / (tma_4k_aliasing + tma_dtlb_load + tma_fb_full + tma_l1_hit_latency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)))",
"MetricGroup": "Mem;MemoryBW;Offcore;tma_issueBW", "MetricGroup": "BvMB;Mem;MemoryBW;Offcore;tma_issueBW",
"MetricName": "tma_info_bottleneck_cache_memory_bandwidth", "MetricName": "tma_info_bottleneck_cache_memory_bandwidth",
"MetricThreshold": "tma_info_bottleneck_cache_memory_bandwidth > 20", "MetricThreshold": "tma_info_bottleneck_cache_memory_bandwidth > 20",
"PublicDescription": "Total pipeline cost of external Memory- or Cache-Bandwidth related bottlenecks. Related metrics: tma_fb_full, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full" "PublicDescription": "Total pipeline cost of external Memory- or Cache-Bandwidth related bottlenecks. Related metrics: tma_fb_full, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full"
}, },
{ {
"BriefDescription": "Total pipeline cost of external Memory- or Cache-Latency related bottlenecks", "BriefDescription": "Total pipeline cost of external Memory- or Cache-Latency related bottlenecks",
"MetricExpr": "100 * (tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_mem_latency / (tma_mem_bandwidth + tma_mem_latency)) + tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_l3_hit_latency / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full)) + tma_memory_bound * tma_l2_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) + tma_memory_bound * (tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_store_latency / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)))", "MetricExpr": "100 * (tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_mem_latency / (tma_mem_bandwidth + tma_mem_latency)) + tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_l3_hit_latency / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full)) + tma_memory_bound * tma_l2_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) + tma_memory_bound * (tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_store_latency / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)) + tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_l1_hit_latency / (tma_4k_aliasing + tma_dtlb_load + tma_fb_full + tma_l1_hit_latency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)))",
"MetricGroup": "Mem;MemoryLat;Offcore;tma_issueLat", "MetricGroup": "BvML;Mem;MemoryLat;Offcore;tma_issueLat",
"MetricName": "tma_info_bottleneck_cache_memory_latency", "MetricName": "tma_info_bottleneck_cache_memory_latency",
"MetricThreshold": "tma_info_bottleneck_cache_memory_latency > 20", "MetricThreshold": "tma_info_bottleneck_cache_memory_latency > 20",
"PublicDescription": "Total pipeline cost of external Memory- or Cache-Latency related bottlenecks. Related metrics: tma_l3_hit_latency, tma_mem_latency" "PublicDescription": "Total pipeline cost of external Memory- or Cache-Latency related bottlenecks. Related metrics: tma_l3_hit_latency, tma_mem_latency"
...@@ -527,23 +550,23 @@ ...@@ -527,23 +550,23 @@
{ {
"BriefDescription": "Total pipeline cost when the execution is compute-bound - an estimation", "BriefDescription": "Total pipeline cost when the execution is compute-bound - an estimation",
"MetricExpr": "100 * (tma_core_bound * tma_divider / (tma_divider + tma_ports_utilization + tma_serializing_operation) + tma_core_bound * (tma_ports_utilization / (tma_divider + tma_ports_utilization + tma_serializing_operation)) * (tma_ports_utilized_3m / (tma_ports_utilized_0 + tma_ports_utilized_1 + tma_ports_utilized_2 + tma_ports_utilized_3m)))", "MetricExpr": "100 * (tma_core_bound * tma_divider / (tma_divider + tma_ports_utilization + tma_serializing_operation) + tma_core_bound * (tma_ports_utilization / (tma_divider + tma_ports_utilization + tma_serializing_operation)) * (tma_ports_utilized_3m / (tma_ports_utilized_0 + tma_ports_utilized_1 + tma_ports_utilized_2 + tma_ports_utilized_3m)))",
"MetricGroup": "Cor;tma_issueComp", "MetricGroup": "BvCB;Cor;tma_issueComp",
"MetricName": "tma_info_bottleneck_compute_bound_est", "MetricName": "tma_info_bottleneck_compute_bound_est",
"MetricThreshold": "tma_info_bottleneck_compute_bound_est > 20", "MetricThreshold": "tma_info_bottleneck_compute_bound_est > 20",
"PublicDescription": "Total pipeline cost when the execution is compute-bound - an estimation. Covers Core Bound when High ILP as well as when long-latency execution units are busy. Related metrics: " "PublicDescription": "Total pipeline cost when the execution is compute-bound - an estimation. Covers Core Bound when High ILP as well as when long-latency execution units are busy. Related metrics: "
}, },
{ {
"BriefDescription": "Total pipeline cost of instruction fetch bandwidth related bottlenecks", "BriefDescription": "Total pipeline cost of instruction fetch bandwidth related bottlenecks (when the front-end could not sustain operations delivery to the back-end)",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
"MetricExpr": "100 * (tma_frontend_bound - (1 - 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts) * tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) - tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_fetch_latency * (tma_ms_switches + tma_branch_resteers * (tma_clears_resteers + tma_mispredicts_resteers * (10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts)) / (tma_clears_resteers + tma_mispredicts_resteers + tma_unknown_branches)) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)) - tma_info_bottleneck_big_code", "MetricExpr": "100 * (tma_frontend_bound - (1 - 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts) * tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) - tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_fetch_latency * (tma_ms_switches + tma_branch_resteers * (tma_clears_resteers + tma_mispredicts_resteers * (10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts)) / (tma_clears_resteers + tma_mispredicts_resteers + tma_unknown_branches)) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)) - tma_info_bottleneck_big_code",
"MetricGroup": "Fed;FetchBW;Frontend", "MetricGroup": "BvFB;Fed;FetchBW;Frontend",
"MetricName": "tma_info_bottleneck_instruction_fetch_bw", "MetricName": "tma_info_bottleneck_instruction_fetch_bw",
"MetricThreshold": "tma_info_bottleneck_instruction_fetch_bw > 20" "MetricThreshold": "tma_info_bottleneck_instruction_fetch_bw > 20"
}, },
{ {
"BriefDescription": "Total pipeline cost of irregular execution (e.g", "BriefDescription": "Total pipeline cost of irregular execution (e.g",
"MetricExpr": "100 * (tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_fetch_latency * (tma_ms_switches + tma_branch_resteers * (tma_clears_resteers + tma_mispredicts_resteers * (10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts)) / (tma_clears_resteers + tma_mispredicts_resteers + tma_unknown_branches)) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) + 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts * tma_branch_mispredicts + tma_machine_clears * tma_other_nukes / tma_other_nukes + tma_core_bound * (tma_serializing_operation + tma_core_bound * RS_EVENTS.EMPTY_CYCLES / tma_info_thread_clks * tma_ports_utilized_0) / (tma_divider + tma_ports_utilization + tma_serializing_operation) + tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_heavy_operations)", "MetricExpr": "100 * (tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_fetch_latency * (tma_ms_switches + tma_branch_resteers * (tma_clears_resteers + tma_mispredicts_resteers * (10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts)) / (tma_clears_resteers + tma_mispredicts_resteers + tma_unknown_branches)) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) + 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts * tma_branch_mispredicts + tma_machine_clears * tma_other_nukes / tma_other_nukes + tma_core_bound * (tma_serializing_operation + tma_core_bound * RS_EVENTS.EMPTY_CYCLES / tma_info_thread_clks * tma_ports_utilized_0) / (tma_divider + tma_ports_utilization + tma_serializing_operation) + tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_heavy_operations)",
"MetricGroup": "Bad;Cor;Ret;tma_issueMS", "MetricGroup": "Bad;BvIO;Cor;Ret;tma_issueMS",
"MetricName": "tma_info_bottleneck_irregular_overhead", "MetricName": "tma_info_bottleneck_irregular_overhead",
"MetricThreshold": "tma_info_bottleneck_irregular_overhead > 10", "MetricThreshold": "tma_info_bottleneck_irregular_overhead > 10",
"PublicDescription": "Total pipeline cost of irregular execution (e.g. FP-assists in HPC, Wait time with work imbalance multithreaded workloads, overhead in system services or virtualized environments). Related metrics: tma_microcode_sequencer, tma_ms_switches" "PublicDescription": "Total pipeline cost of irregular execution (e.g. FP-assists in HPC, Wait time with work imbalance multithreaded workloads, overhead in system services or virtualized environments). Related metrics: tma_microcode_sequencer, tma_ms_switches"
...@@ -551,8 +574,8 @@ ...@@ -551,8 +574,8 @@
{ {
"BriefDescription": "Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs)", "BriefDescription": "Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs)",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
"MetricExpr": "100 * (tma_memory_bound * (tma_l1_bound / max(tma_memory_bound, tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_dtlb_load / max(tma_l1_bound, tma_4k_aliasing + tma_dtlb_load + tma_fb_full + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)) + tma_memory_bound * (tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_dtlb_store / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)))", "MetricExpr": "100 * (tma_memory_bound * (tma_l1_bound / max(tma_memory_bound, tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_dtlb_load / max(tma_l1_bound, tma_4k_aliasing + tma_dtlb_load + tma_fb_full + tma_l1_hit_latency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)) + tma_memory_bound * (tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_dtlb_store / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)))",
"MetricGroup": "Mem;MemoryTLB;Offcore;tma_issueTLB", "MetricGroup": "BvMT;Mem;MemoryTLB;Offcore;tma_issueTLB",
"MetricName": "tma_info_bottleneck_memory_data_tlbs", "MetricName": "tma_info_bottleneck_memory_data_tlbs",
"MetricThreshold": "tma_info_bottleneck_memory_data_tlbs > 20", "MetricThreshold": "tma_info_bottleneck_memory_data_tlbs > 20",
"PublicDescription": "Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs). Related metrics: tma_dtlb_load, tma_dtlb_store, tma_info_bottleneck_memory_synchronization" "PublicDescription": "Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs). Related metrics: tma_dtlb_load, tma_dtlb_store, tma_info_bottleneck_memory_synchronization"
...@@ -560,7 +583,7 @@ ...@@ -560,7 +583,7 @@
{ {
"BriefDescription": "Total pipeline cost of Memory Synchronization related bottlenecks (data transfers and coherency updates across processors)", "BriefDescription": "Total pipeline cost of Memory Synchronization related bottlenecks (data transfers and coherency updates across processors)",
"MetricExpr": "100 * (tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_contested_accesses + tma_data_sharing) / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full) + tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * tma_false_sharing / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores - tma_store_latency)) + tma_machine_clears * (1 - tma_other_nukes / tma_other_nukes))", "MetricExpr": "100 * (tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_contested_accesses + tma_data_sharing) / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full) + tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * tma_false_sharing / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores - tma_store_latency)) + tma_machine_clears * (1 - tma_other_nukes / tma_other_nukes))",
"MetricGroup": "Mem;Offcore;tma_issueTLB", "MetricGroup": "BvMS;Mem;Offcore;tma_issueTLB",
"MetricName": "tma_info_bottleneck_memory_synchronization", "MetricName": "tma_info_bottleneck_memory_synchronization",
"MetricThreshold": "tma_info_bottleneck_memory_synchronization > 10", "MetricThreshold": "tma_info_bottleneck_memory_synchronization > 10",
"PublicDescription": "Total pipeline cost of Memory Synchronization related bottlenecks (data transfers and coherency updates across processors). Related metrics: tma_dtlb_load, tma_dtlb_store, tma_info_bottleneck_memory_data_tlbs" "PublicDescription": "Total pipeline cost of Memory Synchronization related bottlenecks (data transfers and coherency updates across processors). Related metrics: tma_dtlb_load, tma_dtlb_store, tma_info_bottleneck_memory_data_tlbs"
...@@ -569,18 +592,25 @@ ...@@ -569,18 +592,25 @@
"BriefDescription": "Total pipeline cost of Branch Misprediction related bottlenecks", "BriefDescription": "Total pipeline cost of Branch Misprediction related bottlenecks",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
"MetricExpr": "100 * (1 - 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts) * (tma_branch_mispredicts + tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches))", "MetricExpr": "100 * (1 - 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts) * (tma_branch_mispredicts + tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches))",
"MetricGroup": "Bad;BadSpec;BrMispredicts;tma_issueBM", "MetricGroup": "Bad;BadSpec;BrMispredicts;BvMP;tma_issueBM",
"MetricName": "tma_info_bottleneck_mispredictions", "MetricName": "tma_info_bottleneck_mispredictions",
"MetricThreshold": "tma_info_bottleneck_mispredictions > 20", "MetricThreshold": "tma_info_bottleneck_mispredictions > 20",
"PublicDescription": "Total pipeline cost of Branch Misprediction related bottlenecks. Related metrics: tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost, tma_mispredicts_resteers" "PublicDescription": "Total pipeline cost of Branch Misprediction related bottlenecks. Related metrics: tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost, tma_mispredicts_resteers"
}, },
{ {
"BriefDescription": "Total pipeline cost of remaining bottlenecks (apart from those listed in the Info.Bottlenecks metrics class)", "BriefDescription": "Total pipeline cost of remaining bottlenecks in the back-end",
"MetricExpr": "100 - (tma_info_bottleneck_big_code + tma_info_bottleneck_instruction_fetch_bw + tma_info_bottleneck_mispredictions + tma_info_bottleneck_cache_memory_bandwidth + tma_info_bottleneck_cache_memory_latency + tma_info_bottleneck_memory_data_tlbs + tma_info_bottleneck_memory_synchronization + tma_info_bottleneck_compute_bound_est + tma_info_bottleneck_irregular_overhead + tma_info_bottleneck_branching_overhead + tma_info_bottleneck_base_non_br)", "MetricExpr": "100 - (tma_info_bottleneck_big_code + tma_info_bottleneck_instruction_fetch_bw + tma_info_bottleneck_mispredictions + tma_info_bottleneck_cache_memory_bandwidth + tma_info_bottleneck_cache_memory_latency + tma_info_bottleneck_memory_data_tlbs + tma_info_bottleneck_memory_synchronization + tma_info_bottleneck_compute_bound_est + tma_info_bottleneck_irregular_overhead + tma_info_bottleneck_branching_overhead + tma_info_bottleneck_useful_work)",
"MetricGroup": "Cor;Offcore", "MetricGroup": "BvOB;Cor;Offcore",
"MetricName": "tma_info_bottleneck_other_bottlenecks", "MetricName": "tma_info_bottleneck_other_bottlenecks",
"MetricThreshold": "tma_info_bottleneck_other_bottlenecks > 20", "MetricThreshold": "tma_info_bottleneck_other_bottlenecks > 20",
"PublicDescription": "Total pipeline cost of remaining bottlenecks (apart from those listed in the Info.Bottlenecks metrics class). Examples include data-dependencies (Core Bound when Low ILP) and other unlisted memory-related stalls." "PublicDescription": "Total pipeline cost of remaining bottlenecks in the back-end. Examples include data-dependencies (Core Bound when Low ILP) and other unlisted memory-related stalls."
},
{
"BriefDescription": "Total pipeline cost of \"useful operations\" - the portion of Retiring category not covered by Branching_Overhead nor Irregular_Overhead.",
"MetricExpr": "100 * (tma_retiring - (BR_INST_RETIRED.ALL_BRANCHES + 2 * BR_INST_RETIRED.NEAR_CALL + INST_RETIRED.NOP) / tma_info_thread_slots - tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_heavy_operations)",
"MetricGroup": "BvUW;Ret",
"MetricName": "tma_info_bottleneck_useful_work",
"MetricThreshold": "tma_info_bottleneck_useful_work > 20"
}, },
{ {
"BriefDescription": "Fraction of branches that are CALL or RET", "BriefDescription": "Fraction of branches that are CALL or RET",
...@@ -638,7 +668,7 @@ ...@@ -638,7 +668,7 @@
}, },
{ {
"BriefDescription": "Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width)", "BriefDescription": "Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width)",
"MetricExpr": "(cpu@FP_ARITH_INST_RETIRED.SCALAR_SINGLE\\,umask\\=0x03@ + cpu@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\\,umask\\=0xfc@) / (2 * tma_info_core_core_clks)", "MetricExpr": "(FP_ARITH_INST_RETIRED.SCALAR + FP_ARITH_INST_RETIRED.VECTOR) / (2 * tma_info_core_core_clks)",
"MetricGroup": "Cor;Flops;HPC", "MetricGroup": "Cor;Flops;HPC",
"MetricName": "tma_info_core_fp_arith_utilization", "MetricName": "tma_info_core_fp_arith_utilization",
"PublicDescription": "Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width). Values > 1 are possible due to ([BDW+] Fused-Multiply Add (FMA) counting - common; [ADL+] use all of ADD/MUL/FMA in Scalar or 128/256-bit vectors - less common)." "PublicDescription": "Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width). Values > 1 are possible due to ([BDW+] Fused-Multiply Add (FMA) counting - common; [ADL+] use all of ADD/MUL/FMA in Scalar or 128/256-bit vectors - less common)."
...@@ -655,7 +685,7 @@ ...@@ -655,7 +685,7 @@
"MetricGroup": "DSB;Fed;FetchBW;tma_issueFB", "MetricGroup": "DSB;Fed;FetchBW;tma_issueFB",
"MetricName": "tma_info_frontend_dsb_coverage", "MetricName": "tma_info_frontend_dsb_coverage",
"MetricThreshold": "tma_info_frontend_dsb_coverage < 0.7 & tma_info_thread_ipc / 5 > 0.35", "MetricThreshold": "tma_info_frontend_dsb_coverage < 0.7 & tma_info_thread_ipc / 5 > 0.35",
"PublicDescription": "Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache). Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_inst_mix_iptb, tma_lcp" "PublicDescription": "Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache). Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_inst_mix_iptb, tma_lcp"
}, },
{ {
"BriefDescription": "Average number of cycles of a switch from the DSB fetch-unit to MITE fetch unit - see DSB_Switches tree node for details.", "BriefDescription": "Average number of cycles of a switch from the DSB fetch-unit to MITE fetch unit - see DSB_Switches tree node for details.",
...@@ -721,7 +751,7 @@ ...@@ -721,7 +751,7 @@
}, },
{ {
"BriefDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate)", "BriefDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate)",
"MetricExpr": "INST_RETIRED.ANY / (cpu@FP_ARITH_INST_RETIRED.SCALAR_SINGLE\\,umask\\=0x03@ + cpu@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\\,umask\\=0xfc@)", "MetricExpr": "INST_RETIRED.ANY / (FP_ARITH_INST_RETIRED.SCALAR + FP_ARITH_INST_RETIRED.VECTOR)",
"MetricGroup": "Flops;InsType", "MetricGroup": "Flops;InsType",
"MetricName": "tma_info_inst_mix_iparith", "MetricName": "tma_info_inst_mix_iparith",
"MetricThreshold": "tma_info_inst_mix_iparith < 10", "MetricThreshold": "tma_info_inst_mix_iparith < 10",
...@@ -816,12 +846,24 @@ ...@@ -816,12 +846,24 @@
"MetricThreshold": "tma_info_inst_mix_ipswpf < 100" "MetricThreshold": "tma_info_inst_mix_ipswpf < 100"
}, },
{ {
"BriefDescription": "Instruction per taken branch", "BriefDescription": "Instructions per taken branch",
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN", "MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN",
"MetricGroup": "Branches;Fed;FetchBW;Frontend;PGO;tma_issueFB", "MetricGroup": "Branches;Fed;FetchBW;Frontend;PGO;tma_issueFB",
"MetricName": "tma_info_inst_mix_iptb", "MetricName": "tma_info_inst_mix_iptb",
"MetricThreshold": "tma_info_inst_mix_iptb < 11", "MetricThreshold": "tma_info_inst_mix_iptb < 11",
"PublicDescription": "Instruction per taken branch. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_lcp" "PublicDescription": "Instructions per taken branch. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_lcp"
},
{
"BriefDescription": "\"Bus lock\" per kilo instruction",
"MetricExpr": "tma_info_memory_mix_bus_lock_pki",
"MetricGroup": "Mem;Metric",
"MetricName": "tma_info_memory_bus_lock_pki"
},
{
"BriefDescription": "STLB (2nd level TLB) code speculative misses per kilo instruction (misses of any page-size that complete the page walk)",
"MetricExpr": "tma_info_memory_tlb_code_stlb_mpki",
"MetricGroup": "Fed;MemoryTLB;Metric",
"MetricName": "tma_info_memory_code_stlb_mpki"
}, },
{ {
"BriefDescription": "Average per-core data fill bandwidth to the L1 data cache [GB / sec]", "BriefDescription": "Average per-core data fill bandwidth to the L1 data cache [GB / sec]",
...@@ -847,6 +889,12 @@ ...@@ -847,6 +889,12 @@
"MetricGroup": "Mem;MemoryBW", "MetricGroup": "Mem;MemoryBW",
"MetricName": "tma_info_memory_core_l3_cache_fill_bw_2t" "MetricName": "tma_info_memory_core_l3_cache_fill_bw_2t"
}, },
{
"BriefDescription": "Average Parallel L2 cache miss data reads",
"MetricExpr": "tma_info_memory_latency_data_l2_mlp",
"MetricGroup": "Memory_BW;Metric;Offcore",
"MetricName": "tma_info_memory_data_l2_mlp"
},
{ {
"BriefDescription": "Fill Buffer (FB) hits per kilo instructions for retired demand loads (L1D misses that merge into ongoing miss-handling entries)", "BriefDescription": "Fill Buffer (FB) hits per kilo instructions for retired demand loads (L1D misses that merge into ongoing miss-handling entries)",
"MetricExpr": "1e3 * MEM_LOAD_RETIRED.FB_HIT / INST_RETIRED.ANY", "MetricExpr": "1e3 * MEM_LOAD_RETIRED.FB_HIT / INST_RETIRED.ANY",
...@@ -854,11 +902,17 @@ ...@@ -854,11 +902,17 @@
"MetricName": "tma_info_memory_fb_hpki" "MetricName": "tma_info_memory_fb_hpki"
}, },
{ {
"BriefDescription": "", "BriefDescription": "Average per-thread data fill bandwidth to the L1 data cache [GB / sec]",
"MetricExpr": "64 * L1D.REPLACEMENT / 1e9 / duration_time", "MetricExpr": "64 * L1D.REPLACEMENT / 1e9 / duration_time",
"MetricGroup": "Mem;MemoryBW", "MetricGroup": "Mem;MemoryBW",
"MetricName": "tma_info_memory_l1d_cache_fill_bw" "MetricName": "tma_info_memory_l1d_cache_fill_bw"
}, },
{
"BriefDescription": "Average per-core data fill bandwidth to the L1 data cache [GB / sec]",
"MetricExpr": "tma_info_memory_l1d_cache_fill_bw",
"MetricGroup": "Core_Metric;Mem;MemoryBW",
"MetricName": "tma_info_memory_l1d_cache_fill_bw_2t"
},
{ {
"BriefDescription": "L1 cache true misses per kilo instruction for retired demand loads", "BriefDescription": "L1 cache true misses per kilo instruction for retired demand loads",
"MetricExpr": "1e3 * MEM_LOAD_RETIRED.L1_MISS / INST_RETIRED.ANY", "MetricExpr": "1e3 * MEM_LOAD_RETIRED.L1_MISS / INST_RETIRED.ANY",
...@@ -872,11 +926,17 @@ ...@@ -872,11 +926,17 @@
"MetricName": "tma_info_memory_l1mpki_load" "MetricName": "tma_info_memory_l1mpki_load"
}, },
{ {
"BriefDescription": "", "BriefDescription": "Average per-thread data fill bandwidth to the L2 cache [GB / sec]",
"MetricExpr": "64 * L2_LINES_IN.ALL / 1e9 / duration_time", "MetricExpr": "64 * L2_LINES_IN.ALL / 1e9 / duration_time",
"MetricGroup": "Mem;MemoryBW", "MetricGroup": "Mem;MemoryBW",
"MetricName": "tma_info_memory_l2_cache_fill_bw" "MetricName": "tma_info_memory_l2_cache_fill_bw"
}, },
{
"BriefDescription": "Average per-core data fill bandwidth to the L2 cache [GB / sec]",
"MetricExpr": "tma_info_memory_l2_cache_fill_bw",
"MetricGroup": "Core_Metric;Mem;MemoryBW",
"MetricName": "tma_info_memory_l2_cache_fill_bw_2t"
},
{ {
"BriefDescription": "L2 cache hits per kilo instruction for all demand loads (including speculative)", "BriefDescription": "L2 cache hits per kilo instruction for all demand loads (including speculative)",
"MetricExpr": "1e3 * L2_RQSTS.DEMAND_DATA_RD_HIT / INST_RETIRED.ANY", "MetricExpr": "1e3 * L2_RQSTS.DEMAND_DATA_RD_HIT / INST_RETIRED.ANY",
...@@ -902,17 +962,35 @@ ...@@ -902,17 +962,35 @@
"MetricName": "tma_info_memory_l2mpki_load" "MetricName": "tma_info_memory_l2mpki_load"
}, },
{ {
"BriefDescription": "", "BriefDescription": "Offcore requests (L2 cache miss) per kilo instruction for demand RFOs",
"MetricExpr": "1e3 * L2_RQSTS.RFO_MISS / INST_RETIRED.ANY",
"MetricGroup": "CacheMisses;Offcore",
"MetricName": "tma_info_memory_l2mpki_rfo"
},
{
"BriefDescription": "Average per-thread data access bandwidth to the L3 cache [GB / sec]",
"MetricExpr": "64 * OFFCORE_REQUESTS.ALL_REQUESTS / 1e9 / duration_time", "MetricExpr": "64 * OFFCORE_REQUESTS.ALL_REQUESTS / 1e9 / duration_time",
"MetricGroup": "Mem;MemoryBW;Offcore", "MetricGroup": "Mem;MemoryBW;Offcore",
"MetricName": "tma_info_memory_l3_cache_access_bw" "MetricName": "tma_info_memory_l3_cache_access_bw"
}, },
{ {
"BriefDescription": "", "BriefDescription": "Average per-core data access bandwidth to the L3 cache [GB / sec]",
"MetricExpr": "tma_info_memory_l3_cache_access_bw",
"MetricGroup": "Core_Metric;Mem;MemoryBW;Offcore",
"MetricName": "tma_info_memory_l3_cache_access_bw_2t"
},
{
"BriefDescription": "Average per-thread data fill bandwidth to the L3 cache [GB / sec]",
"MetricExpr": "64 * LONGEST_LAT_CACHE.MISS / 1e9 / duration_time", "MetricExpr": "64 * LONGEST_LAT_CACHE.MISS / 1e9 / duration_time",
"MetricGroup": "Mem;MemoryBW", "MetricGroup": "Mem;MemoryBW",
"MetricName": "tma_info_memory_l3_cache_fill_bw" "MetricName": "tma_info_memory_l3_cache_fill_bw"
}, },
{
"BriefDescription": "Average per-core data fill bandwidth to the L3 cache [GB / sec]",
"MetricExpr": "tma_info_memory_l3_cache_fill_bw",
"MetricGroup": "Core_Metric;Mem;MemoryBW",
"MetricName": "tma_info_memory_l3_cache_fill_bw_2t"
},
{ {
"BriefDescription": "L3 cache true misses per kilo instruction for retired demand loads", "BriefDescription": "L3 cache true misses per kilo instruction for retired demand loads",
"MetricExpr": "1e3 * MEM_LOAD_RETIRED.L3_MISS / INST_RETIRED.ANY", "MetricExpr": "1e3 * MEM_LOAD_RETIRED.L3_MISS / INST_RETIRED.ANY",
...@@ -927,7 +1005,7 @@ ...@@ -927,7 +1005,7 @@
}, },
{ {
"BriefDescription": "Average Latency for L2 cache miss demand Loads", "BriefDescription": "Average Latency for L2 cache miss demand Loads",
"MetricExpr": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD / OFFCORE_REQUESTS.DEMAND_DATA_RD", "MetricExpr": "tma_info_memory_load_l2_miss_latency",
"MetricGroup": "Memory_Lat;Offcore", "MetricGroup": "Memory_Lat;Offcore",
"MetricName": "tma_info_memory_latency_load_l2_miss_latency" "MetricName": "tma_info_memory_latency_load_l2_miss_latency"
}, },
...@@ -943,12 +1021,36 @@ ...@@ -943,12 +1021,36 @@
"MetricGroup": "Memory_Lat;Offcore", "MetricGroup": "Memory_Lat;Offcore",
"MetricName": "tma_info_memory_latency_load_l3_miss_latency" "MetricName": "tma_info_memory_latency_load_l3_miss_latency"
}, },
{
"BriefDescription": "Average Latency for L2 cache miss demand Loads",
"MetricExpr": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD / OFFCORE_REQUESTS.DEMAND_DATA_RD",
"MetricGroup": "Clocks_Latency;Memory_Lat;Offcore",
"MetricName": "tma_info_memory_load_l2_miss_latency"
},
{
"BriefDescription": "Average Parallel L2 cache miss demand Loads",
"MetricExpr": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD / cpu@OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\\,cmask\\=0x1@",
"MetricGroup": "Memory_BW;Metric;Offcore",
"MetricName": "tma_info_memory_load_l2_mlp"
},
{
"BriefDescription": "Average Latency for L3 cache miss demand Loads",
"MetricExpr": "cpu@OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\\,umask\\=0x0@ / OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
"MetricGroup": "Clocks_Latency;Memory_Lat;Offcore",
"MetricName": "tma_info_memory_load_l3_miss_latency"
},
{ {
"BriefDescription": "Actual Average Latency for L1 data-cache miss demand load operations (in core cycles)", "BriefDescription": "Actual Average Latency for L1 data-cache miss demand load operations (in core cycles)",
"MetricExpr": "L1D_PEND_MISS.PENDING / (MEM_LOAD_RETIRED.L1_MISS + MEM_LOAD_RETIRED.FB_HIT)", "MetricExpr": "L1D_PEND_MISS.PENDING / (MEM_LOAD_RETIRED.L1_MISS + MEM_LOAD_RETIRED.FB_HIT)",
"MetricGroup": "Mem;MemoryBound;MemoryLat", "MetricGroup": "Mem;MemoryBound;MemoryLat",
"MetricName": "tma_info_memory_load_miss_real_latency" "MetricName": "tma_info_memory_load_miss_real_latency"
}, },
{
"BriefDescription": "STLB (2nd level TLB) data load speculative misses per kilo instruction (misses of any page-size that complete the page walk)",
"MetricExpr": "tma_info_memory_tlb_load_stlb_mpki",
"MetricGroup": "Mem;MemoryTLB;Metric",
"MetricName": "tma_info_memory_load_stlb_mpki"
},
{ {
"BriefDescription": "\"Bus lock\" per kilo instruction", "BriefDescription": "\"Bus lock\" per kilo instruction",
"MetricExpr": "1e3 * SQ_MISC.BUS_LOCK / INST_RETIRED.ANY", "MetricExpr": "1e3 * SQ_MISC.BUS_LOCK / INST_RETIRED.ANY",
...@@ -957,7 +1059,7 @@ ...@@ -957,7 +1059,7 @@
}, },
{ {
"BriefDescription": "Un-cacheable retired load per kilo instruction", "BriefDescription": "Un-cacheable retired load per kilo instruction",
"MetricExpr": "1e3 * MEM_LOAD_MISC_RETIRED.UC / INST_RETIRED.ANY", "MetricExpr": "tma_info_memory_uc_load_pki",
"MetricGroup": "Mem", "MetricGroup": "Mem",
"MetricName": "tma_info_memory_mix_uc_load_pki" "MetricName": "tma_info_memory_mix_uc_load_pki"
}, },
...@@ -968,6 +1070,19 @@ ...@@ -968,6 +1070,19 @@
"MetricName": "tma_info_memory_mlp", "MetricName": "tma_info_memory_mlp",
"PublicDescription": "Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)" "PublicDescription": "Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)"
}, },
{
"BriefDescription": "Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses",
"MetricExpr": "tma_info_memory_tlb_page_walks_utilization",
"MetricGroup": "Core_Metric;Mem;MemoryTLB",
"MetricName": "tma_info_memory_page_walks_utilization",
"MetricThreshold": "tma_info_memory_page_walks_utilization > 0.5"
},
{
"BriefDescription": "STLB (2nd level TLB) data store speculative misses per kilo instruction (misses of any page-size that complete the page walk)",
"MetricExpr": "tma_info_memory_tlb_store_stlb_mpki",
"MetricGroup": "Mem;MemoryTLB;Metric",
"MetricName": "tma_info_memory_store_stlb_mpki"
},
{ {
"BriefDescription": "STLB (2nd level TLB) code speculative misses per kilo instruction (misses of any page-size that complete the page walk)", "BriefDescription": "STLB (2nd level TLB) code speculative misses per kilo instruction (misses of any page-size that complete the page walk)",
"MetricExpr": "1e3 * ITLB_MISSES.WALK_COMPLETED / INST_RETIRED.ANY", "MetricExpr": "1e3 * ITLB_MISSES.WALK_COMPLETED / INST_RETIRED.ANY",
...@@ -994,11 +1109,35 @@ ...@@ -994,11 +1109,35 @@
"MetricName": "tma_info_memory_tlb_store_stlb_mpki" "MetricName": "tma_info_memory_tlb_store_stlb_mpki"
}, },
{ {
"BriefDescription": "", "BriefDescription": "Un-cacheable retired load per kilo instruction",
"MetricExpr": "1e3 * MEM_LOAD_MISC_RETIRED.UC / INST_RETIRED.ANY",
"MetricGroup": "Mem;Metric",
"MetricName": "tma_info_memory_uc_load_pki"
},
{
"BriefDescription": "Instruction-Level-Parallelism (average number of uops executed when there is execution) per core",
"MetricExpr": "UOPS_EXECUTED.THREAD / (UOPS_EXECUTED.CORE_CYCLES_GE_1 / 2 if #SMT_on else cpu@UOPS_EXECUTED.THREAD\\,cmask\\=1@)", "MetricExpr": "UOPS_EXECUTED.THREAD / (UOPS_EXECUTED.CORE_CYCLES_GE_1 / 2 if #SMT_on else cpu@UOPS_EXECUTED.THREAD\\,cmask\\=1@)",
"MetricGroup": "Cor;Pipeline;PortsUtil;SMT", "MetricGroup": "Cor;Pipeline;PortsUtil;SMT",
"MetricName": "tma_info_pipeline_execute" "MetricName": "tma_info_pipeline_execute"
}, },
{
"BriefDescription": "Average number of uops fetched from DSB per cycle",
"MetricExpr": "IDQ.DSB_UOPS / IDQ.DSB_CYCLES_ANY",
"MetricGroup": "Fed;FetchBW",
"MetricName": "tma_info_pipeline_fetch_dsb"
},
{
"BriefDescription": "Average number of uops fetched from LSD per cycle",
"MetricExpr": "LSD.UOPS / LSD.CYCLES_ACTIVE",
"MetricGroup": "Fed;FetchBW",
"MetricName": "tma_info_pipeline_fetch_lsd"
},
{
"BriefDescription": "Average number of uops fetched from MITE per cycle",
"MetricExpr": "IDQ.MITE_UOPS / IDQ.MITE_CYCLES_ANY",
"MetricGroup": "Fed;FetchBW",
"MetricName": "tma_info_pipeline_fetch_mite"
},
{ {
"BriefDescription": "Instructions per a microcode Assist invocation", "BriefDescription": "Instructions per a microcode Assist invocation",
"MetricExpr": "INST_RETIRED.ANY / ASSISTS.ANY", "MetricExpr": "INST_RETIRED.ANY / ASSISTS.ANY",
...@@ -1021,13 +1160,13 @@ ...@@ -1021,13 +1160,13 @@
}, },
{ {
"BriefDescription": "Average CPU Utilization (percentage)", "BriefDescription": "Average CPU Utilization (percentage)",
"MetricExpr": "CPU_CLK_UNHALTED.REF_TSC / TSC", "MetricExpr": "tma_info_system_cpus_utilized / #num_cpus_online",
"MetricGroup": "HPC;Summary", "MetricGroup": "HPC;Summary",
"MetricName": "tma_info_system_cpu_utilization" "MetricName": "tma_info_system_cpu_utilization"
}, },
{ {
"BriefDescription": "Average number of utilized CPUs", "BriefDescription": "Average number of utilized CPUs",
"MetricExpr": "#num_cpus_online * tma_info_system_cpu_utilization", "MetricExpr": "CPU_CLK_UNHALTED.REF_TSC / TSC",
"MetricGroup": "Summary", "MetricGroup": "Summary",
"MetricName": "tma_info_system_cpus_utilized" "MetricName": "tma_info_system_cpus_utilized"
}, },
...@@ -1151,7 +1290,7 @@ ...@@ -1151,7 +1290,7 @@
"MetricThreshold": "tma_info_thread_uoppi > 1.05" "MetricThreshold": "tma_info_thread_uoppi > 1.05"
}, },
{ {
"BriefDescription": "Instruction per taken branch", "BriefDescription": "Uops per taken branch",
"MetricExpr": "tma_retiring * tma_info_thread_slots / BR_INST_RETIRED.NEAR_TAKEN", "MetricExpr": "tma_retiring * tma_info_thread_slots / BR_INST_RETIRED.NEAR_TAKEN",
"MetricGroup": "Branches;Fed;FetchBW", "MetricGroup": "Branches;Fed;FetchBW",
"MetricName": "tma_info_thread_uptb", "MetricName": "tma_info_thread_uptb",
...@@ -1160,7 +1299,7 @@ ...@@ -1160,7 +1299,7 @@
{ {
"BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses", "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses",
"MetricExpr": "ICACHE_TAG.STALLS / tma_info_thread_clks", "MetricExpr": "ICACHE_TAG.STALLS / tma_info_thread_clks",
"MetricGroup": "BigFootprint;FetchLat;MemoryTLB;TopdownL3;tma_L3_group;tma_fetch_latency_group", "MetricGroup": "BigFootprint;BvBC;FetchLat;MemoryTLB;TopdownL3;tma_L3_group;tma_fetch_latency_group",
"MetricName": "tma_itlb_misses", "MetricName": "tma_itlb_misses",
"MetricThreshold": "tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)", "MetricThreshold": "tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
"PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses. Sample with: FRONTEND_RETIRED.STLB_MISS_PS;FRONTEND_RETIRED.ITLB_MISS_PS", "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses. Sample with: FRONTEND_RETIRED.STLB_MISS_PS;FRONTEND_RETIRED.ITLB_MISS_PS",
...@@ -1175,11 +1314,20 @@ ...@@ -1175,11 +1314,20 @@
"PublicDescription": "This metric estimates how often the CPU was stalled without loads missing the L1 data cache. The L1 data cache typically has the shortest latency. However; in certain cases like loads blocked on older stores; a load might suffer due to high latency even though it is being satisfied by the L1. Another example is loads who miss in the TLB. These cases are characterized by execution unit stalls; while some non-completed demand load lives in the machine without having that demand load missing the L1 cache. Sample with: MEM_LOAD_RETIRED.L1_HIT_PS;MEM_LOAD_RETIRED.FB_HIT_PS. Related metrics: tma_clears_resteers, tma_machine_clears, tma_microcode_sequencer, tma_ms_switches, tma_ports_utilized_1", "PublicDescription": "This metric estimates how often the CPU was stalled without loads missing the L1 data cache. The L1 data cache typically has the shortest latency. However; in certain cases like loads blocked on older stores; a load might suffer due to high latency even though it is being satisfied by the L1. Another example is loads who miss in the TLB. These cases are characterized by execution unit stalls; while some non-completed demand load lives in the machine without having that demand load missing the L1 cache. Sample with: MEM_LOAD_RETIRED.L1_HIT_PS;MEM_LOAD_RETIRED.FB_HIT_PS. Related metrics: tma_clears_resteers, tma_machine_clears, tma_microcode_sequencer, tma_ms_switches, tma_ports_utilized_1",
"ScaleUnit": "100%" "ScaleUnit": "100%"
}, },
{
"BriefDescription": "This metric roughly estimates fraction of cycles with demand load accesses that hit the L1 cache",
"MetricExpr": "min(2 * (MEM_INST_RETIRED.ALL_LOADS - MEM_LOAD_RETIRED.FB_HIT - MEM_LOAD_RETIRED.L1_MISS) * 20 / 100, max(CYCLE_ACTIVITY.CYCLES_MEM_ANY - CYCLE_ACTIVITY.CYCLES_L1D_MISS, 0)) / tma_info_thread_clks",
"MetricGroup": "BvML;MemoryLat;TopdownL4;tma_L4_group;tma_l1_bound_group",
"MetricName": "tma_l1_hit_latency",
"MetricThreshold": "tma_l1_hit_latency > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric roughly estimates fraction of cycles with demand load accesses that hit the L1 cache. The short latency of the L1 data cache may be exposed in pointer-chasing memory access patterns as an example. Sample with: MEM_LOAD_RETIRED.L1_HIT",
"ScaleUnit": "100%"
},
{ {
"BriefDescription": "This metric estimates how often the CPU was stalled due to L2 cache accesses by loads", "BriefDescription": "This metric estimates how often the CPU was stalled due to L2 cache accesses by loads",
"MetricConstraint": "NO_GROUP_EVENTS", "MetricConstraint": "NO_GROUP_EVENTS",
"MetricExpr": "MEM_LOAD_RETIRED.L2_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS) / (MEM_LOAD_RETIRED.L2_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS) + L1D_PEND_MISS.FB_FULL_PERIODS) * ((CYCLE_ACTIVITY.STALLS_L1D_MISS - CYCLE_ACTIVITY.STALLS_L2_MISS) / tma_info_thread_clks)", "MetricExpr": "MEM_LOAD_RETIRED.L2_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS) / (MEM_LOAD_RETIRED.L2_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS) + L1D_PEND_MISS.FB_FULL_PERIODS) * ((CYCLE_ACTIVITY.STALLS_L1D_MISS - CYCLE_ACTIVITY.STALLS_L2_MISS) / tma_info_thread_clks)",
"MetricGroup": "CacheHits;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group", "MetricGroup": "BvML;CacheHits;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group",
"MetricName": "tma_l2_bound", "MetricName": "tma_l2_bound",
"MetricThreshold": "tma_l2_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)", "MetricThreshold": "tma_l2_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)",
"PublicDescription": "This metric estimates how often the CPU was stalled due to L2 cache accesses by loads. Avoiding cache misses (i.e. L1 misses/L2 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L2_HIT_PS", "PublicDescription": "This metric estimates how often the CPU was stalled due to L2 cache accesses by loads. Avoiding cache misses (i.e. L1 misses/L2 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L2_HIT_PS",
...@@ -1198,7 +1346,7 @@ ...@@ -1198,7 +1346,7 @@
{ {
"BriefDescription": "This metric estimates fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited)", "BriefDescription": "This metric estimates fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited)",
"MetricExpr": "9 * tma_info_system_core_frequency * (MEM_LOAD_RETIRED.L3_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS / 2)) / tma_info_thread_clks", "MetricExpr": "9 * tma_info_system_core_frequency * (MEM_LOAD_RETIRED.L3_HIT * (1 + MEM_LOAD_RETIRED.FB_HIT / MEM_LOAD_RETIRED.L1_MISS / 2)) / tma_info_thread_clks",
"MetricGroup": "MemoryLat;TopdownL4;tma_L4_group;tma_issueLat;tma_l3_bound_group", "MetricGroup": "BvML;MemoryLat;TopdownL4;tma_L4_group;tma_issueLat;tma_l3_bound_group",
"MetricName": "tma_l3_hit_latency", "MetricName": "tma_l3_hit_latency",
"MetricThreshold": "tma_l3_hit_latency > 0.1 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_l3_hit_latency > 0.1 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric estimates fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited). Avoiding private cache misses (i.e. L2 misses/L3 hits) will improve the latency; reduce contention with sibling physical cores and increase performance. Note the value of this node may overlap with its siblings. Sample with: MEM_LOAD_RETIRED.L3_HIT_PS. Related metrics: tma_info_bottleneck_cache_memory_latency, tma_mem_latency", "PublicDescription": "This metric estimates fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited). Avoiding private cache misses (i.e. L2 misses/L3 hits) will improve the latency; reduce contention with sibling physical cores and increase performance. Note the value of this node may overlap with its siblings. Sample with: MEM_LOAD_RETIRED.L3_HIT_PS. Related metrics: tma_info_bottleneck_cache_memory_latency, tma_mem_latency",
...@@ -1210,7 +1358,7 @@ ...@@ -1210,7 +1358,7 @@
"MetricGroup": "FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB", "MetricGroup": "FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB",
"MetricName": "tma_lcp", "MetricName": "tma_lcp",
"MetricThreshold": "tma_lcp > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)", "MetricThreshold": "tma_lcp > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
"PublicDescription": "This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs). Using proper compiler flags or Intel Compiler by default will certainly avoid this. #Link: Optimization Guide about LCP BKMs. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb", "PublicDescription": "This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs). Using proper compiler flags or Intel Compiler by default will certainly avoid this. #Link: Optimization Guide about LCP BKMs. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb",
"ScaleUnit": "100%" "ScaleUnit": "100%"
}, },
{ {
...@@ -1255,7 +1403,7 @@ ...@@ -1255,7 +1403,7 @@
"MetricGroup": "Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_l1_bound_group", "MetricGroup": "Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_l1_bound_group",
"MetricName": "tma_lock_latency", "MetricName": "tma_lock_latency",
"MetricThreshold": "tma_lock_latency > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_lock_latency > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations. Due to the microarchitecture handling of locks; they are classified as L1_Bound regardless of what memory source satisfied them. Sample with: MEM_INST_RETIRED.LOCK_LOADS_PS. Related metrics: tma_store_latency", "PublicDescription": "This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations. Due to the microarchitecture handling of locks; they are classified as L1_Bound regardless of what memory source satisfied them. Sample with: MEM_INST_RETIRED.LOCK_LOADS. Related metrics: tma_store_latency",
"ScaleUnit": "100%" "ScaleUnit": "100%"
}, },
{ {
...@@ -1270,7 +1418,7 @@ ...@@ -1270,7 +1418,7 @@
{ {
"BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Machine Clears", "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Machine Clears",
"MetricExpr": "max(0, tma_bad_speculation - tma_branch_mispredicts)", "MetricExpr": "max(0, tma_bad_speculation - tma_branch_mispredicts)",
"MetricGroup": "BadSpec;MachineClears;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueMC;tma_issueSyncxn", "MetricGroup": "BadSpec;BvMS;MachineClears;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueMC;tma_issueSyncxn",
"MetricName": "tma_machine_clears", "MetricName": "tma_machine_clears",
"MetricThreshold": "tma_machine_clears > 0.1 & tma_bad_speculation > 0.15", "MetricThreshold": "tma_machine_clears > 0.1 & tma_bad_speculation > 0.15",
"MetricgroupNoGroup": "TopdownL2", "MetricgroupNoGroup": "TopdownL2",
...@@ -1280,7 +1428,7 @@ ...@@ -1280,7 +1428,7 @@
{ {
"BriefDescription": "This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory - DRAM ([SPR-HBM] and/or HBM)", "BriefDescription": "This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory - DRAM ([SPR-HBM] and/or HBM)",
"MetricExpr": "min(CPU_CLK_UNHALTED.THREAD, cpu@OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\\,cmask\\=4@) / tma_info_thread_clks", "MetricExpr": "min(CPU_CLK_UNHALTED.THREAD, cpu@OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\\,cmask\\=4@) / tma_info_thread_clks",
"MetricGroup": "MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueBW", "MetricGroup": "BvMS;MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueBW",
"MetricName": "tma_mem_bandwidth", "MetricName": "tma_mem_bandwidth",
"MetricThreshold": "tma_mem_bandwidth > 0.2 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_mem_bandwidth > 0.2 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory - DRAM ([SPR-HBM] and/or HBM). The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that). Related metrics: tma_fb_full, tma_info_bottleneck_cache_memory_bandwidth, tma_info_system_dram_bw_use, tma_sq_full", "PublicDescription": "This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory - DRAM ([SPR-HBM] and/or HBM). The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that). Related metrics: tma_fb_full, tma_info_bottleneck_cache_memory_bandwidth, tma_info_system_dram_bw_use, tma_sq_full",
...@@ -1289,7 +1437,7 @@ ...@@ -1289,7 +1437,7 @@
{ {
"BriefDescription": "This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or HBM)", "BriefDescription": "This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or HBM)",
"MetricExpr": "min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD) / tma_info_thread_clks - tma_mem_bandwidth", "MetricExpr": "min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD) / tma_info_thread_clks - tma_mem_bandwidth",
"MetricGroup": "MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueLat", "MetricGroup": "BvML;MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueLat",
"MetricName": "tma_mem_latency", "MetricName": "tma_mem_latency",
"MetricThreshold": "tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or HBM). This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that). Related metrics: tma_info_bottleneck_cache_memory_latency, tma_l3_hit_latency", "PublicDescription": "This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or HBM). This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that). Related metrics: tma_info_bottleneck_cache_memory_latency, tma_l3_hit_latency",
...@@ -1326,7 +1474,7 @@ ...@@ -1326,7 +1474,7 @@
{ {
"BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage", "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage",
"MetricExpr": "BR_MISP_RETIRED.ALL_BRANCHES / (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT) * INT_MISC.CLEAR_RESTEER_CYCLES / tma_info_thread_clks", "MetricExpr": "BR_MISP_RETIRED.ALL_BRANCHES / (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT) * INT_MISC.CLEAR_RESTEER_CYCLES / tma_info_thread_clks",
"MetricGroup": "BadSpec;BrMispredicts;TopdownL4;tma_L4_group;tma_branch_resteers_group;tma_issueBM", "MetricGroup": "BadSpec;BrMispredicts;BvMP;TopdownL4;tma_L4_group;tma_branch_resteers_group;tma_issueBM",
"MetricName": "tma_mispredicts_resteers", "MetricName": "tma_mispredicts_resteers",
"MetricThreshold": "tma_mispredicts_resteers > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))", "MetricThreshold": "tma_mispredicts_resteers > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
"PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage. Sample with: INT_MISC.CLEAR_RESTEER_CYCLES. Related metrics: tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost, tma_info_bottleneck_mispredictions", "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage. Sample with: INT_MISC.CLEAR_RESTEER_CYCLES. Related metrics: tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost, tma_info_bottleneck_mispredictions",
...@@ -1370,7 +1518,7 @@ ...@@ -1370,7 +1518,7 @@
{ {
"BriefDescription": "This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions", "BriefDescription": "This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions",
"MetricExpr": "tma_light_operations * INST_RETIRED.NOP / (tma_retiring * tma_info_thread_slots)", "MetricExpr": "tma_light_operations * INST_RETIRED.NOP / (tma_retiring * tma_info_thread_slots)",
"MetricGroup": "Pipeline;TopdownL4;tma_L4_group;tma_other_light_ops_group", "MetricGroup": "BvBO;Pipeline;TopdownL4;tma_L4_group;tma_other_light_ops_group",
"MetricName": "tma_nop_instructions", "MetricName": "tma_nop_instructions",
"MetricThreshold": "tma_nop_instructions > 0.1 & (tma_other_light_ops > 0.3 & tma_light_operations > 0.6)", "MetricThreshold": "tma_nop_instructions > 0.1 & (tma_other_light_ops > 0.3 & tma_light_operations > 0.6)",
"PublicDescription": "This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions. Compilers often use NOPs for certain address alignments - e.g. start address of a function or loop body. Sample with: INST_RETIRED.NOP", "PublicDescription": "This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions. Compilers often use NOPs for certain address alignments - e.g. start address of a function or loop body. Sample with: INST_RETIRED.NOP",
...@@ -1389,7 +1537,7 @@ ...@@ -1389,7 +1537,7 @@
{ {
"BriefDescription": "This metric estimates fraction of slots the CPU was stalled due to other cases of misprediction (non-retired x86 branches or other types).", "BriefDescription": "This metric estimates fraction of slots the CPU was stalled due to other cases of misprediction (non-retired x86 branches or other types).",
"MetricExpr": "max(tma_branch_mispredicts * (1 - BR_MISP_RETIRED.ALL_BRANCHES / (INT_MISC.CLEARS_COUNT - MACHINE_CLEARS.COUNT)), 0.0001)", "MetricExpr": "max(tma_branch_mispredicts * (1 - BR_MISP_RETIRED.ALL_BRANCHES / (INT_MISC.CLEARS_COUNT - MACHINE_CLEARS.COUNT)), 0.0001)",
"MetricGroup": "BrMispredicts;TopdownL3;tma_L3_group;tma_branch_mispredicts_group", "MetricGroup": "BrMispredicts;BvIO;TopdownL3;tma_L3_group;tma_branch_mispredicts_group",
"MetricName": "tma_other_mispredicts", "MetricName": "tma_other_mispredicts",
"MetricThreshold": "tma_other_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)", "MetricThreshold": "tma_other_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)",
"ScaleUnit": "100%" "ScaleUnit": "100%"
...@@ -1397,7 +1545,7 @@ ...@@ -1397,7 +1545,7 @@
{ {
"BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Nukes (Machine Clears) not related to memory ordering.", "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Nukes (Machine Clears) not related to memory ordering.",
"MetricExpr": "max(tma_machine_clears * (1 - MACHINE_CLEARS.MEMORY_ORDERING / MACHINE_CLEARS.COUNT), 0.0001)", "MetricExpr": "max(tma_machine_clears * (1 - MACHINE_CLEARS.MEMORY_ORDERING / MACHINE_CLEARS.COUNT), 0.0001)",
"MetricGroup": "Machine_Clears;TopdownL3;tma_L3_group;tma_machine_clears_group", "MetricGroup": "BvIO;Machine_Clears;TopdownL3;tma_L3_group;tma_machine_clears_group",
"MetricName": "tma_other_nukes", "MetricName": "tma_other_nukes",
"MetricThreshold": "tma_other_nukes > 0.05 & (tma_machine_clears > 0.1 & tma_bad_speculation > 0.15)", "MetricThreshold": "tma_other_nukes > 0.05 & (tma_machine_clears > 0.1 & tma_bad_speculation > 0.15)",
"ScaleUnit": "100%" "ScaleUnit": "100%"
...@@ -1449,7 +1597,7 @@ ...@@ -1449,7 +1597,7 @@
}, },
{ {
"BriefDescription": "This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise)", "BriefDescription": "This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise)",
"MetricExpr": "(cpu@EXE_ACTIVITY.3_PORTS_UTIL\\,umask\\=0x80@ + tma_core_bound * RS_EVENTS.EMPTY_CYCLES) / tma_info_thread_clks * (CYCLE_ACTIVITY.STALLS_TOTAL - CYCLE_ACTIVITY.STALLS_MEM_ANY) / tma_info_thread_clks", "MetricExpr": "cpu@EXE_ACTIVITY.3_PORTS_UTIL\\,umask\\=0x80@ / tma_info_thread_clks",
"MetricGroup": "PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group", "MetricGroup": "PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group",
"MetricName": "tma_ports_utilized_0", "MetricName": "tma_ports_utilized_0",
"MetricThreshold": "tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
...@@ -1477,7 +1625,7 @@ ...@@ -1477,7 +1625,7 @@
{ {
"BriefDescription": "This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)", "BriefDescription": "This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)",
"MetricExpr": "UOPS_EXECUTED.CYCLES_GE_3 / tma_info_thread_clks", "MetricExpr": "UOPS_EXECUTED.CYCLES_GE_3 / tma_info_thread_clks",
"MetricGroup": "PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group", "MetricGroup": "BvCB;PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group",
"MetricName": "tma_ports_utilized_3m", "MetricName": "tma_ports_utilized_3m",
"MetricThreshold": "tma_ports_utilized_3m > 0.4 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_ports_utilized_3m > 0.4 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). Sample with: UOPS_EXECUTED.CYCLES_GE_3", "PublicDescription": "This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). Sample with: UOPS_EXECUTED.CYCLES_GE_3",
...@@ -1487,7 +1635,7 @@ ...@@ -1487,7 +1635,7 @@
"BriefDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired", "BriefDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired",
"DefaultMetricgroupName": "TopdownL1", "DefaultMetricgroupName": "TopdownL1",
"MetricExpr": "topdown\\-retiring / (topdown\\-fe\\-bound + topdown\\-bad\\-spec + topdown\\-retiring + topdown\\-be\\-bound) + 0 * tma_info_thread_slots", "MetricExpr": "topdown\\-retiring / (topdown\\-fe\\-bound + topdown\\-bad\\-spec + topdown\\-retiring + topdown\\-be\\-bound) + 0 * tma_info_thread_slots",
"MetricGroup": "Default;TmaL1;TopdownL1;tma_L1_group", "MetricGroup": "BvUW;Default;TmaL1;TopdownL1;tma_L1_group",
"MetricName": "tma_retiring", "MetricName": "tma_retiring",
"MetricThreshold": "tma_retiring > 0.7 | tma_heavy_operations > 0.1", "MetricThreshold": "tma_retiring > 0.7 | tma_heavy_operations > 0.1",
"MetricgroupNoGroup": "TopdownL1;Default", "MetricgroupNoGroup": "TopdownL1;Default",
...@@ -1497,7 +1645,7 @@ ...@@ -1497,7 +1645,7 @@
{ {
"BriefDescription": "This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations", "BriefDescription": "This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations",
"MetricExpr": "RESOURCE_STALLS.SCOREBOARD / tma_info_thread_clks", "MetricExpr": "RESOURCE_STALLS.SCOREBOARD / tma_info_thread_clks",
"MetricGroup": "PortsUtil;TopdownL3;tma_L3_group;tma_core_bound_group;tma_issueSO", "MetricGroup": "BvIO;PortsUtil;TopdownL3;tma_L3_group;tma_core_bound_group;tma_issueSO",
"MetricName": "tma_serializing_operation", "MetricName": "tma_serializing_operation",
"MetricThreshold": "tma_serializing_operation > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)", "MetricThreshold": "tma_serializing_operation > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)",
"PublicDescription": "This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations. Instructions like CPUID; WRMSR or LFENCE serialize the out-of-order execution which may limit performance. Sample with: RESOURCE_STALLS.SCOREBOARD. Related metrics: tma_ms_switches", "PublicDescription": "This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations. Instructions like CPUID; WRMSR or LFENCE serialize the out-of-order execution which may limit performance. Sample with: RESOURCE_STALLS.SCOREBOARD. Related metrics: tma_ms_switches",
...@@ -1534,7 +1682,7 @@ ...@@ -1534,7 +1682,7 @@
{ {
"BriefDescription": "This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors)", "BriefDescription": "This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors)",
"MetricExpr": "L1D_PEND_MISS.L2_STALL / tma_info_thread_clks", "MetricExpr": "L1D_PEND_MISS.L2_STALL / tma_info_thread_clks",
"MetricGroup": "MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_issueBW;tma_l3_bound_group", "MetricGroup": "BvMS;MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_issueBW;tma_l3_bound_group",
"MetricName": "tma_sq_full", "MetricName": "tma_sq_full",
"MetricThreshold": "tma_sq_full > 0.3 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_sq_full > 0.3 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors). Related metrics: tma_fb_full, tma_info_bottleneck_cache_memory_bandwidth, tma_info_system_dram_bw_use, tma_mem_bandwidth", "PublicDescription": "This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors). Related metrics: tma_fb_full, tma_info_bottleneck_cache_memory_bandwidth, tma_info_system_dram_bw_use, tma_mem_bandwidth",
...@@ -1562,7 +1710,7 @@ ...@@ -1562,7 +1710,7 @@
{ {
"BriefDescription": "This metric estimates fraction of cycles the CPU spent handling L1D store misses", "BriefDescription": "This metric estimates fraction of cycles the CPU spent handling L1D store misses",
"MetricExpr": "(L2_RQSTS.RFO_HIT * 10 * (1 - MEM_INST_RETIRED.LOCK_LOADS / MEM_INST_RETIRED.ALL_STORES) + (1 - MEM_INST_RETIRED.LOCK_LOADS / MEM_INST_RETIRED.ALL_STORES) * min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO)) / tma_info_thread_clks", "MetricExpr": "(L2_RQSTS.RFO_HIT * 10 * (1 - MEM_INST_RETIRED.LOCK_LOADS / MEM_INST_RETIRED.ALL_STORES) + (1 - MEM_INST_RETIRED.LOCK_LOADS / MEM_INST_RETIRED.ALL_STORES) * min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO)) / tma_info_thread_clks",
"MetricGroup": "MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_issueSL;tma_store_bound_group", "MetricGroup": "BvML;MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_issueSL;tma_store_bound_group",
"MetricName": "tma_store_latency", "MetricName": "tma_store_latency",
"MetricThreshold": "tma_store_latency > 0.1 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))", "MetricThreshold": "tma_store_latency > 0.1 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
"PublicDescription": "This metric estimates fraction of cycles the CPU spent handling L1D store misses. Store accesses usually less impact out-of-order core performance; however; holding resources for longer time can lead into undesired implications (e.g. contention on L1D fill-buffer entries - see FB_Full). Related metrics: tma_fb_full, tma_lock_latency", "PublicDescription": "This metric estimates fraction of cycles the CPU spent handling L1D store misses. Store accesses usually less impact out-of-order core performance; however; holding resources for longer time can lead into undesired implications (e.g. contention on L1D fill-buffer entries - see FB_Full). Related metrics: tma_fb_full, tma_lock_latency",
...@@ -1605,7 +1753,7 @@ ...@@ -1605,7 +1753,7 @@
{ {
"BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to new branch address clears", "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to new branch address clears",
"MetricExpr": "10 * BACLEARS.ANY / tma_info_thread_clks", "MetricExpr": "10 * BACLEARS.ANY / tma_info_thread_clks",
"MetricGroup": "BigFootprint;FetchLat;TopdownL4;tma_L4_group;tma_branch_resteers_group", "MetricGroup": "BigFootprint;BvBC;FetchLat;TopdownL4;tma_L4_group;tma_branch_resteers_group",
"MetricName": "tma_unknown_branches", "MetricName": "tma_unknown_branches",
"MetricThreshold": "tma_unknown_branches > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))", "MetricThreshold": "tma_unknown_branches > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
"PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to new branch address clears. These are fetched branches the Branch Prediction Unit was unable to recognize (e.g. first time the branch is fetched or hitting BTB capacity limit) hence called Unknown Branches. Sample with: BACLEARS.ANY", "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to new branch address clears. These are fetched branches the Branch Prediction Unit was unable to recognize (e.g. first time the branch is fetched or hitting BTB capacity limit) hence called Unknown Branches. Sample with: BACLEARS.ANY",
......
tools/perf/pmu-events/arch/x86/icelake/memory.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Cycles while L3 cache miss demand load is outstanding.", "BriefDescription": "Cycles while L3 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS", "EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS",
...@@ -9,6 +10,7 @@ ...@@ -9,6 +10,7 @@
}, },
{ {
"BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.", "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterMask": "6", "CounterMask": "6",
"EventCode": "0xa3", "EventCode": "0xa3",
"EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS", "EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
...@@ -17,6 +19,7 @@ ...@@ -17,6 +19,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).", "BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "HLE_RETIRED.ABORTED", "EventName": "HLE_RETIRED.ABORTED",
"PublicDescription": "Counts the number of times HLE abort was triggered.", "PublicDescription": "Counts the number of times HLE abort was triggered.",
...@@ -25,6 +28,7 @@ ...@@ -25,6 +28,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).", "BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "HLE_RETIRED.ABORTED_EVENTS", "EventName": "HLE_RETIRED.ABORTED_EVENTS",
"PublicDescription": "Counts the number of times an HLE execution aborted due to unfriendly events (such as interrupts).", "PublicDescription": "Counts the number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
...@@ -33,6 +37,7 @@ ...@@ -33,6 +37,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).", "BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "HLE_RETIRED.ABORTED_MEM", "EventName": "HLE_RETIRED.ABORTED_MEM",
"PublicDescription": "Counts the number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).", "PublicDescription": "Counts the number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
...@@ -41,6 +46,7 @@ ...@@ -41,6 +46,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).", "BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY", "EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY",
"PublicDescription": "Counts the number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).", "PublicDescription": "Counts the number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).",
...@@ -49,6 +55,7 @@ ...@@ -49,6 +55,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution successfully committed", "BriefDescription": "Number of times an HLE execution successfully committed",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "HLE_RETIRED.COMMIT", "EventName": "HLE_RETIRED.COMMIT",
"PublicDescription": "Counts the number of times HLE commit succeeded.", "PublicDescription": "Counts the number of times HLE commit succeeded.",
...@@ -57,6 +64,7 @@ ...@@ -57,6 +64,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution started.", "BriefDescription": "Number of times an HLE execution started.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "HLE_RETIRED.START", "EventName": "HLE_RETIRED.START",
"PublicDescription": "Counts the number of times we entered an HLE region. Does not count nested transactions.", "PublicDescription": "Counts the number of times we entered an HLE region. Does not count nested transactions.",
...@@ -65,6 +73,7 @@ ...@@ -65,6 +73,7 @@
}, },
{ {
"BriefDescription": "Number of machine clears due to memory ordering conflicts.", "BriefDescription": "Number of machine clears due to memory ordering conflicts.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING", "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
"PublicDescription": "Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture", "PublicDescription": "Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture",
...@@ -73,6 +82,7 @@ ...@@ -73,6 +82,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
...@@ -85,6 +95,7 @@ ...@@ -85,6 +95,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
...@@ -97,6 +108,7 @@ ...@@ -97,6 +108,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
...@@ -109,6 +121,7 @@ ...@@ -109,6 +121,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
...@@ -121,6 +134,7 @@ ...@@ -121,6 +134,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
...@@ -133,6 +147,7 @@ ...@@ -133,6 +147,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
...@@ -145,6 +160,7 @@ ...@@ -145,6 +160,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
...@@ -157,6 +173,7 @@ ...@@ -157,6 +173,7 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
...@@ -169,6 +186,7 @@ ...@@ -169,6 +186,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.L3_MISS", "EventName": "OCR.DEMAND_CODE_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -178,6 +196,7 @@ ...@@ -178,6 +196,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that was not supplied by the L3 cache.", "BriefDescription": "Counts demand data reads that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS", "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -187,6 +206,7 @@ ...@@ -187,6 +206,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.L3_MISS", "EventName": "OCR.DEMAND_RFO.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -196,6 +216,7 @@ ...@@ -196,6 +216,7 @@
}, },
{ {
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.", "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L1D_AND_SWPF.L3_MISS", "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -205,6 +226,7 @@ ...@@ -205,6 +226,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that was not supplied by the L3 cache.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS", "EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -214,6 +236,7 @@ ...@@ -214,6 +236,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that was not supplied by the L3 cache.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.L3_MISS", "EventName": "OCR.HWPF_L2_RFO.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -223,6 +246,7 @@ ...@@ -223,6 +246,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that was not supplied by the L3 cache.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.L3_MISS", "EventName": "OCR.OTHER.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -232,6 +256,7 @@ ...@@ -232,6 +256,7 @@
}, },
{ {
"BriefDescription": "Counts streaming stores that was not supplied by the L3 cache.", "BriefDescription": "Counts streaming stores that was not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.STREAMING_WR.L3_MISS", "EventName": "OCR.STREAMING_WR.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -241,6 +266,7 @@ ...@@ -241,6 +266,7 @@
}, },
{ {
"BriefDescription": "Counts demand data read requests that miss the L3 cache.", "BriefDescription": "Counts demand data read requests that miss the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0xb0", "EventCode": "0xb0",
"EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
...@@ -248,6 +274,7 @@ ...@@ -248,6 +274,7 @@
}, },
{ {
"BriefDescription": "Cycles where at least one demand data read request known to have missed the L3 cache is pending.", "BriefDescription": "Cycles where at least one demand data read request known to have missed the L3 cache is pending.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
...@@ -257,6 +284,7 @@ ...@@ -257,6 +284,7 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted.", "BriefDescription": "Number of times an RTM execution aborted.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc9", "EventCode": "0xc9",
"EventName": "RTM_RETIRED.ABORTED", "EventName": "RTM_RETIRED.ABORTED",
"PEBS": "1", "PEBS": "1",
...@@ -266,6 +294,7 @@ ...@@ -266,6 +294,7 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)", "BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc9", "EventCode": "0xc9",
"EventName": "RTM_RETIRED.ABORTED_EVENTS", "EventName": "RTM_RETIRED.ABORTED_EVENTS",
"PublicDescription": "Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).", "PublicDescription": "Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
...@@ -274,6 +303,7 @@ ...@@ -274,6 +303,7 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)", "BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc9", "EventCode": "0xc9",
"EventName": "RTM_RETIRED.ABORTED_MEM", "EventName": "RTM_RETIRED.ABORTED_MEM",
"PublicDescription": "Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).", "PublicDescription": "Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
...@@ -282,6 +312,7 @@ ...@@ -282,6 +312,7 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type", "BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc9", "EventCode": "0xc9",
"EventName": "RTM_RETIRED.ABORTED_MEMTYPE", "EventName": "RTM_RETIRED.ABORTED_MEMTYPE",
"PublicDescription": "Counts the number of times an RTM execution aborted due to incompatible memory type.", "PublicDescription": "Counts the number of times an RTM execution aborted due to incompatible memory type.",
...@@ -290,6 +321,7 @@ ...@@ -290,6 +321,7 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions", "BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc9", "EventCode": "0xc9",
"EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY", "EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY",
"PublicDescription": "Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions.", "PublicDescription": "Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions.",
...@@ -298,6 +330,7 @@ ...@@ -298,6 +330,7 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution successfully committed", "BriefDescription": "Number of times an RTM execution successfully committed",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc9", "EventCode": "0xc9",
"EventName": "RTM_RETIRED.COMMIT", "EventName": "RTM_RETIRED.COMMIT",
"PublicDescription": "Counts the number of times RTM commit succeeded.", "PublicDescription": "Counts the number of times RTM commit succeeded.",
...@@ -306,6 +339,7 @@ ...@@ -306,6 +339,7 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution started.", "BriefDescription": "Number of times an RTM execution started.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc9", "EventCode": "0xc9",
"EventName": "RTM_RETIRED.START", "EventName": "RTM_RETIRED.START",
"PublicDescription": "Counts the number of times we entered an RTM region. Does not count nested transactions.", "PublicDescription": "Counts the number of times we entered an RTM region. Does not count nested transactions.",
...@@ -314,6 +348,7 @@ ...@@ -314,6 +348,7 @@
}, },
{ {
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region", "BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x5d", "EventCode": "0x5d",
"EventName": "TX_EXEC.MISC2", "EventName": "TX_EXEC.MISC2",
"PublicDescription": "Counts Unfriendly TSX abort triggered by a vzeroupper instruction.", "PublicDescription": "Counts Unfriendly TSX abort triggered by a vzeroupper instruction.",
...@@ -322,6 +357,7 @@ ...@@ -322,6 +357,7 @@
}, },
{ {
"BriefDescription": "Number of times an instruction execution caused the transactional nest count supported to be exceeded", "BriefDescription": "Number of times an instruction execution caused the transactional nest count supported to be exceeded",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x5d", "EventCode": "0x5d",
"EventName": "TX_EXEC.MISC3", "EventName": "TX_EXEC.MISC3",
"PublicDescription": "Counts Unfriendly TSX abort triggered by a nest count that is too deep.", "PublicDescription": "Counts Unfriendly TSX abort triggered by a nest count that is too deep.",
...@@ -330,6 +366,7 @@ ...@@ -330,6 +366,7 @@
}, },
{ {
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads", "BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_CAPACITY_READ", "EventName": "TX_MEM.ABORT_CAPACITY_READ",
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional reads", "PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional reads",
...@@ -338,6 +375,7 @@ ...@@ -338,6 +375,7 @@
}, },
{ {
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.", "BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE", "EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional writes.", "PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional writes.",
...@@ -346,6 +384,7 @@ ...@@ -346,6 +384,7 @@
}, },
{ {
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address", "BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_CONFLICT", "EventName": "TX_MEM.ABORT_CONFLICT",
"PublicDescription": "Counts the number of times a TSX line had a cache conflict.", "PublicDescription": "Counts the number of times a TSX line had a cache conflict.",
...@@ -354,6 +393,7 @@ ...@@ -354,6 +393,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer", "BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH", "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to release/commit but data and address mismatch.", "PublicDescription": "Counts the number of times a TSX Abort was triggered due to release/commit but data and address mismatch.",
...@@ -362,6 +402,7 @@ ...@@ -362,6 +402,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.", "BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY", "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.", "PublicDescription": "Counts the number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.",
...@@ -370,6 +411,7 @@ ...@@ -370,6 +411,7 @@
}, },
{ {
"BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.", "BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT", "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.", "PublicDescription": "Counts the number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.",
...@@ -378,6 +420,7 @@ ...@@ -378,6 +420,7 @@
}, },
{ {
"BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer", "BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK", "EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
"PublicDescription": "Counts the number of times a TSX Abort was triggered due to a non-release/commit store to lock.", "PublicDescription": "Counts the number of times a TSX Abort was triggered due to a non-release/commit store to lock.",
...@@ -386,6 +429,7 @@ ...@@ -386,6 +429,7 @@
}, },
{ {
"BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.", "BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL", "EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
"PublicDescription": "Counts the number of times we could not allocate Lock Buffer.", "PublicDescription": "Counts the number of times we could not allocate Lock Buffer.",
......
tools/perf/pmu-events/arch/x86/icelake/metricgroups.json
View file @ 91b59892
...@@ -5,7 +5,20 @@ ...@@ -5,7 +5,20 @@
"BigFootprint": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet", "BigFootprint": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BrMispredicts": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet", "BrMispredicts": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Branches": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet", "Branches": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvBC": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvBO": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvCB": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvFB": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvIO": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvMB": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvML": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvMP": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvMS": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvMT": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvOB": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"BvUW": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"CacheHits": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet", "CacheHits": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"CacheMisses": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"CodeGen": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet", "CodeGen": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Compute": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet", "Compute": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Cor": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet", "Cor": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
......
tools/perf/pmu-events/arch/x86/icelake/other.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.", "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.",
"Counter": "0,1,2,3",
"EventCode": "0x28", "EventCode": "0x28",
"EventName": "CORE_POWER.LVL0_TURBO_LICENSE", "EventName": "CORE_POWER.LVL0_TURBO_LICENSE",
"PublicDescription": "Counts Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.", "PublicDescription": "Counts Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.",
...@@ -9,6 +10,7 @@ ...@@ -9,6 +10,7 @@
}, },
{ {
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.", "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.",
"Counter": "0,1,2,3",
"EventCode": "0x28", "EventCode": "0x28",
"EventName": "CORE_POWER.LVL1_TURBO_LICENSE", "EventName": "CORE_POWER.LVL1_TURBO_LICENSE",
"PublicDescription": "Counts Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.", "PublicDescription": "Counts Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.",
...@@ -17,6 +19,7 @@ ...@@ -17,6 +19,7 @@
}, },
{ {
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.", "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.",
"Counter": "0,1,2,3",
"EventCode": "0x28", "EventCode": "0x28",
"EventName": "CORE_POWER.LVL2_TURBO_LICENSE", "EventName": "CORE_POWER.LVL2_TURBO_LICENSE",
"PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server microarchitecture). This includes high current AVX 512-bit instructions.", "PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server microarchitecture). This includes high current AVX 512-bit instructions.",
...@@ -25,6 +28,7 @@ ...@@ -25,6 +28,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE", "EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -34,6 +38,7 @@ ...@@ -34,6 +38,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.DRAM", "EventName": "OCR.DEMAND_CODE_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -43,6 +48,7 @@ ...@@ -43,6 +48,7 @@
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM", "EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -52,6 +58,7 @@ ...@@ -52,6 +58,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that have any type of response.", "BriefDescription": "Counts demand data reads that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE", "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -61,6 +68,7 @@ ...@@ -61,6 +68,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that DRAM supplied the request.", "BriefDescription": "Counts demand data reads that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.DRAM", "EventName": "OCR.DEMAND_DATA_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -70,6 +78,7 @@ ...@@ -70,6 +78,7 @@
}, },
{ {
"BriefDescription": "Counts demand data reads that DRAM supplied the request.", "BriefDescription": "Counts demand data reads that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM", "EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -79,6 +88,7 @@ ...@@ -79,6 +88,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.ANY_RESPONSE", "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -88,6 +98,7 @@ ...@@ -88,6 +98,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.DRAM", "EventName": "OCR.DEMAND_RFO.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -97,6 +108,7 @@ ...@@ -97,6 +108,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.", "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.DEMAND_RFO.LOCAL_DRAM", "EventName": "OCR.DEMAND_RFO.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -106,6 +118,7 @@ ...@@ -106,6 +118,7 @@
}, },
{ {
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that have any type of response.", "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L1D_AND_SWPF.ANY_RESPONSE", "EventName": "OCR.HWPF_L1D_AND_SWPF.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -115,6 +128,7 @@ ...@@ -115,6 +128,7 @@
}, },
{ {
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.", "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L1D_AND_SWPF.DRAM", "EventName": "OCR.HWPF_L1D_AND_SWPF.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -124,6 +138,7 @@ ...@@ -124,6 +138,7 @@
}, },
{ {
"BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.", "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L1D_AND_SWPF.LOCAL_DRAM", "EventName": "OCR.HWPF_L1D_AND_SWPF.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -133,6 +148,7 @@ ...@@ -133,6 +148,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that have any type of response.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.ANY_RESPONSE", "EventName": "OCR.HWPF_L2_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -142,6 +158,7 @@ ...@@ -142,6 +158,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that DRAM supplied the request.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.DRAM", "EventName": "OCR.HWPF_L2_DATA_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -151,6 +168,7 @@ ...@@ -151,6 +168,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that DRAM supplied the request.", "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_DATA_RD.LOCAL_DRAM", "EventName": "OCR.HWPF_L2_DATA_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -160,6 +178,7 @@ ...@@ -160,6 +178,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that have any type of response.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.ANY_RESPONSE", "EventName": "OCR.HWPF_L2_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -169,6 +188,7 @@ ...@@ -169,6 +188,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.DRAM", "EventName": "OCR.HWPF_L2_RFO.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -178,6 +198,7 @@ ...@@ -178,6 +198,7 @@
}, },
{ {
"BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.", "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.HWPF_L2_RFO.LOCAL_DRAM", "EventName": "OCR.HWPF_L2_RFO.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -187,6 +208,7 @@ ...@@ -187,6 +208,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that have any type of response.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.ANY_RESPONSE", "EventName": "OCR.OTHER.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -196,6 +218,7 @@ ...@@ -196,6 +218,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that DRAM supplied the request.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.DRAM", "EventName": "OCR.OTHER.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -205,6 +228,7 @@ ...@@ -205,6 +228,7 @@
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that DRAM supplied the request.", "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.OTHER.LOCAL_DRAM", "EventName": "OCR.OTHER.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -214,6 +238,7 @@ ...@@ -214,6 +238,7 @@
}, },
{ {
"BriefDescription": "Counts streaming stores that have any type of response.", "BriefDescription": "Counts streaming stores that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.STREAMING_WR.ANY_RESPONSE", "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -223,6 +248,7 @@ ...@@ -223,6 +248,7 @@
}, },
{ {
"BriefDescription": "Counts streaming stores that DRAM supplied the request.", "BriefDescription": "Counts streaming stores that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.STREAMING_WR.DRAM", "EventName": "OCR.STREAMING_WR.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -232,6 +258,7 @@ ...@@ -232,6 +258,7 @@
}, },
{ {
"BriefDescription": "Counts streaming stores that DRAM supplied the request.", "BriefDescription": "Counts streaming stores that DRAM supplied the request.",
"Counter": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OCR.STREAMING_WR.LOCAL_DRAM", "EventName": "OCR.STREAMING_WR.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
......
tools/perf/pmu-events/arch/x86/icelake/pipeline.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Cycles when divide unit is busy executing divide or square root operations.", "BriefDescription": "Cycles when divide unit is busy executing divide or square root operations.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x14", "EventCode": "0x14",
"EventName": "ARITH.DIVIDER_ACTIVE", "EventName": "ARITH.DIVIDER_ACTIVE",
...@@ -10,6 +11,7 @@ ...@@ -10,6 +11,7 @@
}, },
{ {
"BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.", "BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc1", "EventCode": "0xc1",
"EventName": "ASSISTS.ANY", "EventName": "ASSISTS.ANY",
"PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists.", "PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware Examples include AD (page Access Dirty), FP and AVX related assists.",
...@@ -18,6 +20,7 @@ ...@@ -18,6 +20,7 @@
}, },
{ {
"BriefDescription": "All branch instructions retired.", "BriefDescription": "All branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.ALL_BRANCHES", "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
"PEBS": "1", "PEBS": "1",
...@@ -26,6 +29,7 @@ ...@@ -26,6 +29,7 @@
}, },
{ {
"BriefDescription": "Conditional branch instructions retired.", "BriefDescription": "Conditional branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.COND", "EventName": "BR_INST_RETIRED.COND",
"PEBS": "1", "PEBS": "1",
...@@ -35,6 +39,7 @@ ...@@ -35,6 +39,7 @@
}, },
{ {
"BriefDescription": "Not taken branch instructions retired.", "BriefDescription": "Not taken branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.COND_NTAKEN", "EventName": "BR_INST_RETIRED.COND_NTAKEN",
"PEBS": "1", "PEBS": "1",
...@@ -44,6 +49,7 @@ ...@@ -44,6 +49,7 @@
}, },
{ {
"BriefDescription": "Taken conditional branch instructions retired.", "BriefDescription": "Taken conditional branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.COND_TAKEN", "EventName": "BR_INST_RETIRED.COND_TAKEN",
"PEBS": "1", "PEBS": "1",
...@@ -53,6 +59,7 @@ ...@@ -53,6 +59,7 @@
}, },
{ {
"BriefDescription": "Far branch instructions retired.", "BriefDescription": "Far branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.FAR_BRANCH", "EventName": "BR_INST_RETIRED.FAR_BRANCH",
"PEBS": "1", "PEBS": "1",
...@@ -62,6 +69,7 @@ ...@@ -62,6 +69,7 @@
}, },
{ {
"BriefDescription": "Indirect near branch instructions retired (excluding returns)", "BriefDescription": "Indirect near branch instructions retired (excluding returns)",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.INDIRECT", "EventName": "BR_INST_RETIRED.INDIRECT",
"PEBS": "1", "PEBS": "1",
...@@ -71,6 +79,7 @@ ...@@ -71,6 +79,7 @@
}, },
{ {
"BriefDescription": "Direct and indirect near call instructions retired.", "BriefDescription": "Direct and indirect near call instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.NEAR_CALL", "EventName": "BR_INST_RETIRED.NEAR_CALL",
"PEBS": "1", "PEBS": "1",
...@@ -80,6 +89,7 @@ ...@@ -80,6 +89,7 @@
}, },
{ {
"BriefDescription": "Return instructions retired.", "BriefDescription": "Return instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.NEAR_RETURN", "EventName": "BR_INST_RETIRED.NEAR_RETURN",
"PEBS": "1", "PEBS": "1",
...@@ -89,6 +99,7 @@ ...@@ -89,6 +99,7 @@
}, },
{ {
"BriefDescription": "Taken branch instructions retired.", "BriefDescription": "Taken branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.NEAR_TAKEN", "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
"PEBS": "1", "PEBS": "1",
...@@ -98,6 +109,7 @@ ...@@ -98,6 +109,7 @@
}, },
{ {
"BriefDescription": "All mispredicted branch instructions retired.", "BriefDescription": "All mispredicted branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES", "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
"PEBS": "1", "PEBS": "1",
...@@ -106,6 +118,7 @@ ...@@ -106,6 +118,7 @@
}, },
{ {
"BriefDescription": "Mispredicted conditional branch instructions retired.", "BriefDescription": "Mispredicted conditional branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.COND", "EventName": "BR_MISP_RETIRED.COND",
"PEBS": "1", "PEBS": "1",
...@@ -115,6 +128,7 @@ ...@@ -115,6 +128,7 @@
}, },
{ {
"BriefDescription": "Mispredicted non-taken conditional branch instructions retired.", "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.COND_NTAKEN", "EventName": "BR_MISP_RETIRED.COND_NTAKEN",
"PEBS": "1", "PEBS": "1",
...@@ -124,6 +138,7 @@ ...@@ -124,6 +138,7 @@
}, },
{ {
"BriefDescription": "number of branch instructions retired that were mispredicted and taken.", "BriefDescription": "number of branch instructions retired that were mispredicted and taken.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.COND_TAKEN", "EventName": "BR_MISP_RETIRED.COND_TAKEN",
"PEBS": "1", "PEBS": "1",
...@@ -133,6 +148,7 @@ ...@@ -133,6 +148,7 @@
}, },
{ {
"BriefDescription": "All miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).", "BriefDescription": "All miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.INDIRECT", "EventName": "BR_MISP_RETIRED.INDIRECT",
"PEBS": "1", "PEBS": "1",
...@@ -142,6 +158,7 @@ ...@@ -142,6 +158,7 @@
}, },
{ {
"BriefDescription": "Mispredicted indirect CALL instructions retired.", "BriefDescription": "Mispredicted indirect CALL instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.INDIRECT_CALL", "EventName": "BR_MISP_RETIRED.INDIRECT_CALL",
"PEBS": "1", "PEBS": "1",
...@@ -151,6 +168,7 @@ ...@@ -151,6 +168,7 @@
}, },
{ {
"BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.", "BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN", "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
"PEBS": "1", "PEBS": "1",
...@@ -160,6 +178,7 @@ ...@@ -160,6 +178,7 @@
}, },
{ {
"BriefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS", "BriefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.RET", "EventName": "BR_MISP_RETIRED.RET",
"PEBS": "1", "PEBS": "1",
...@@ -169,6 +188,7 @@ ...@@ -169,6 +188,7 @@
}, },
{ {
"BriefDescription": "Cycle counts are evenly distributed between active threads in the Core.", "BriefDescription": "Cycle counts are evenly distributed between active threads in the Core.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xec", "EventCode": "0xec",
"EventName": "CPU_CLK_UNHALTED.DISTRIBUTED", "EventName": "CPU_CLK_UNHALTED.DISTRIBUTED",
"PublicDescription": "This event distributes cycle counts between active hyperthreads, i.e., those in C0. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If all other hyperthreads are inactive (or disabled or do not exist), all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.", "PublicDescription": "This event distributes cycle counts between active hyperthreads, i.e., those in C0. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If all other hyperthreads are inactive (or disabled or do not exist), all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.",
...@@ -177,6 +197,7 @@ ...@@ -177,6 +197,7 @@
}, },
{ {
"BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.", "BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE", "EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
"PublicDescription": "Counts Core crystal clock cycles when current thread is unhalted and the other thread is halted.", "PublicDescription": "Counts Core crystal clock cycles when current thread is unhalted and the other thread is halted.",
...@@ -185,6 +206,7 @@ ...@@ -185,6 +206,7 @@
}, },
{ {
"BriefDescription": "Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.", "BriefDescription": "Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x3c", "EventCode": "0x3c",
"EventName": "CPU_CLK_UNHALTED.REF_DISTRIBUTED", "EventName": "CPU_CLK_UNHALTED.REF_DISTRIBUTED",
"PublicDescription": "This event distributes Core crystal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If one thread is active in a core, all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.", "PublicDescription": "This event distributes Core crystal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If one thread is active in a core, all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.",
...@@ -193,6 +215,7 @@ ...@@ -193,6 +215,7 @@
}, },
{ {
"BriefDescription": "Reference cycles when the core is not in halt state.", "BriefDescription": "Reference cycles when the core is not in halt state.",
"Counter": "Fixed counter 2",
"EventName": "CPU_CLK_UNHALTED.REF_TSC", "EventName": "CPU_CLK_UNHALTED.REF_TSC",
"PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.", "PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -200,6 +223,7 @@ ...@@ -200,6 +223,7 @@
}, },
{ {
"BriefDescription": "Core crystal clock cycles when the thread is unhalted.", "BriefDescription": "Core crystal clock cycles when the thread is unhalted.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.REF_XCLK", "EventName": "CPU_CLK_UNHALTED.REF_XCLK",
"PublicDescription": "Counts core crystal clock cycles when the thread is unhalted.", "PublicDescription": "Counts core crystal clock cycles when the thread is unhalted.",
...@@ -208,6 +232,7 @@ ...@@ -208,6 +232,7 @@
}, },
{ {
"BriefDescription": "Core cycles when the thread is not in halt state", "BriefDescription": "Core cycles when the thread is not in halt state",
"Counter": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.THREAD", "EventName": "CPU_CLK_UNHALTED.THREAD",
"PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events.", "PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -215,6 +240,7 @@ ...@@ -215,6 +240,7 @@
}, },
{ {
"BriefDescription": "Thread cycles when thread is not in halt state", "BriefDescription": "Thread cycles when thread is not in halt state",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.THREAD_P", "EventName": "CPU_CLK_UNHALTED.THREAD_P",
"PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.", "PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.",
...@@ -222,6 +248,7 @@ ...@@ -222,6 +248,7 @@
}, },
{ {
"BriefDescription": "Cycles while L1 cache miss demand load is outstanding.", "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterMask": "8", "CounterMask": "8",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS", "EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
...@@ -230,6 +257,7 @@ ...@@ -230,6 +257,7 @@
}, },
{ {
"BriefDescription": "Cycles while L2 cache miss demand load is outstanding.", "BriefDescription": "Cycles while L2 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS", "EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS",
...@@ -238,6 +266,7 @@ ...@@ -238,6 +266,7 @@
}, },
{ {
"BriefDescription": "Cycles while memory subsystem has an outstanding load.", "BriefDescription": "Cycles while memory subsystem has an outstanding load.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "16", "CounterMask": "16",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY", "EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
...@@ -246,6 +275,7 @@ ...@@ -246,6 +275,7 @@
}, },
{ {
"BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.", "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterMask": "12", "CounterMask": "12",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS", "EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS",
...@@ -254,6 +284,7 @@ ...@@ -254,6 +284,7 @@
}, },
{ {
"BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.", "BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterMask": "5", "CounterMask": "5",
"EventCode": "0xa3", "EventCode": "0xa3",
"EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS", "EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS",
...@@ -262,6 +293,7 @@ ...@@ -262,6 +293,7 @@
}, },
{ {
"BriefDescription": "Execution stalls while memory subsystem has an outstanding load.", "BriefDescription": "Execution stalls while memory subsystem has an outstanding load.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "20", "CounterMask": "20",
"EventCode": "0xa3", "EventCode": "0xa3",
"EventName": "CYCLE_ACTIVITY.STALLS_MEM_ANY", "EventName": "CYCLE_ACTIVITY.STALLS_MEM_ANY",
...@@ -270,6 +302,7 @@ ...@@ -270,6 +302,7 @@
}, },
{ {
"BriefDescription": "Total execution stalls.", "BriefDescription": "Total execution stalls.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0xa3", "EventCode": "0xa3",
"EventName": "CYCLE_ACTIVITY.STALLS_TOTAL", "EventName": "CYCLE_ACTIVITY.STALLS_TOTAL",
...@@ -278,6 +311,7 @@ ...@@ -278,6 +311,7 @@
}, },
{ {
"BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa6", "EventCode": "0xa6",
"EventName": "EXE_ACTIVITY.1_PORTS_UTIL", "EventName": "EXE_ACTIVITY.1_PORTS_UTIL",
"PublicDescription": "Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.",
...@@ -286,6 +320,7 @@ ...@@ -286,6 +320,7 @@
}, },
{ {
"BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa6", "EventCode": "0xa6",
"EventName": "EXE_ACTIVITY.2_PORTS_UTIL", "EventName": "EXE_ACTIVITY.2_PORTS_UTIL",
"PublicDescription": "Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.",
...@@ -294,6 +329,7 @@ ...@@ -294,6 +329,7 @@
}, },
{ {
"BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa6", "EventCode": "0xa6",
"EventName": "EXE_ACTIVITY.3_PORTS_UTIL", "EventName": "EXE_ACTIVITY.3_PORTS_UTIL",
"PublicDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.",
...@@ -302,6 +338,7 @@ ...@@ -302,6 +338,7 @@
}, },
{ {
"BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa6", "EventCode": "0xa6",
"EventName": "EXE_ACTIVITY.4_PORTS_UTIL", "EventName": "EXE_ACTIVITY.4_PORTS_UTIL",
"PublicDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.",
...@@ -310,6 +347,7 @@ ...@@ -310,6 +347,7 @@
}, },
{ {
"BriefDescription": "Cycles where the Store Buffer was full and no loads caused an execution stall.", "BriefDescription": "Cycles where the Store Buffer was full and no loads caused an execution stall.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "EXE_ACTIVITY.BOUND_ON_STORES", "EventName": "EXE_ACTIVITY.BOUND_ON_STORES",
...@@ -319,6 +357,7 @@ ...@@ -319,6 +357,7 @@
}, },
{ {
"BriefDescription": "Stalls caused by changing prefix length of the instruction. [This event is alias to DECODE.LCP]", "BriefDescription": "Stalls caused by changing prefix length of the instruction. [This event is alias to DECODE.LCP]",
"Counter": "0,1,2,3",
"EventCode": "0x87", "EventCode": "0x87",
"EventName": "ILD_STALL.LCP", "EventName": "ILD_STALL.LCP",
"PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to DECODE.LCP]", "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to DECODE.LCP]",
...@@ -327,6 +366,7 @@ ...@@ -327,6 +366,7 @@
}, },
{ {
"BriefDescription": "Instruction decoders utilized in a cycle", "BriefDescription": "Instruction decoders utilized in a cycle",
"Counter": "0,1,2,3",
"EventCode": "0x55", "EventCode": "0x55",
"EventName": "INST_DECODED.DECODERS", "EventName": "INST_DECODED.DECODERS",
"PublicDescription": "Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.", "PublicDescription": "Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.",
...@@ -335,6 +375,7 @@ ...@@ -335,6 +375,7 @@
}, },
{ {
"BriefDescription": "Number of instructions retired. Fixed Counter - architectural event", "BriefDescription": "Number of instructions retired. Fixed Counter - architectural event",
"Counter": "Fixed counter 0",
"EventName": "INST_RETIRED.ANY", "EventName": "INST_RETIRED.ANY",
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts the number of instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.", "PublicDescription": "Counts the number of instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.",
...@@ -343,6 +384,7 @@ ...@@ -343,6 +384,7 @@
}, },
{ {
"BriefDescription": "Number of instructions retired. General Counter - architectural event", "BriefDescription": "Number of instructions retired. General Counter - architectural event",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc0", "EventCode": "0xc0",
"EventName": "INST_RETIRED.ANY_P", "EventName": "INST_RETIRED.ANY_P",
"PEBS": "1", "PEBS": "1",
...@@ -351,6 +393,7 @@ ...@@ -351,6 +393,7 @@
}, },
{ {
"BriefDescription": "Number of all retired NOP instructions.", "BriefDescription": "Number of all retired NOP instructions.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc0", "EventCode": "0xc0",
"EventName": "INST_RETIRED.NOP", "EventName": "INST_RETIRED.NOP",
"PEBS": "1", "PEBS": "1",
...@@ -359,6 +402,7 @@ ...@@ -359,6 +402,7 @@
}, },
{ {
"BriefDescription": "Precise instruction retired event with a reduced effect of PEBS shadow in IP distribution", "BriefDescription": "Precise instruction retired event with a reduced effect of PEBS shadow in IP distribution",
"Counter": "Fixed counter 0",
"EventName": "INST_RETIRED.PREC_DIST", "EventName": "INST_RETIRED.PREC_DIST",
"PEBS": "1", "PEBS": "1",
"PublicDescription": "A version of INST_RETIRED that allows for a more unbiased distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR) feature to mitigate some bias in how retired instructions get sampled. Use on Fixed Counter 0.", "PublicDescription": "A version of INST_RETIRED that allows for a more unbiased distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR) feature to mitigate some bias in how retired instructions get sampled. Use on Fixed Counter 0.",
...@@ -367,6 +411,7 @@ ...@@ -367,6 +411,7 @@
}, },
{ {
"BriefDescription": "Cycles without actually retired instructions.", "BriefDescription": "Cycles without actually retired instructions.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xc0", "EventCode": "0xc0",
"EventName": "INST_RETIRED.STALL_CYCLES", "EventName": "INST_RETIRED.STALL_CYCLES",
...@@ -377,6 +422,7 @@ ...@@ -377,6 +422,7 @@
}, },
{ {
"BriefDescription": "Cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.", "BriefDescription": "Cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x0D", "EventCode": "0x0D",
"EventName": "INT_MISC.ALL_RECOVERY_CYCLES", "EventName": "INT_MISC.ALL_RECOVERY_CYCLES",
...@@ -386,6 +432,7 @@ ...@@ -386,6 +432,7 @@
}, },
{ {
"BriefDescription": "Clears speculative count", "BriefDescription": "Clears speculative count",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x0D", "EventCode": "0x0D",
...@@ -396,6 +443,7 @@ ...@@ -396,6 +443,7 @@
}, },
{ {
"BriefDescription": "Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.", "BriefDescription": "Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x0d", "EventCode": "0x0d",
"EventName": "INT_MISC.CLEAR_RESTEER_CYCLES", "EventName": "INT_MISC.CLEAR_RESTEER_CYCLES",
"PublicDescription": "Cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.", "PublicDescription": "Cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.",
...@@ -404,6 +452,7 @@ ...@@ -404,6 +452,7 @@
}, },
{ {
"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread", "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x0D", "EventCode": "0x0D",
"EventName": "INT_MISC.RECOVERY_CYCLES", "EventName": "INT_MISC.RECOVERY_CYCLES",
"PublicDescription": "Counts core cycles when the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.", "PublicDescription": "Counts core cycles when the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.",
...@@ -412,6 +461,7 @@ ...@@ -412,6 +461,7 @@
}, },
{ {
"BriefDescription": "TMA slots where uops got dropped", "BriefDescription": "TMA slots where uops got dropped",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x0d", "EventCode": "0x0d",
"EventName": "INT_MISC.UOP_DROPPING", "EventName": "INT_MISC.UOP_DROPPING",
"PublicDescription": "Estimated number of Top-down Microarchitecture Analysis slots that got dropped due to non front-end reasons", "PublicDescription": "Estimated number of Top-down Microarchitecture Analysis slots that got dropped due to non front-end reasons",
...@@ -420,6 +470,7 @@ ...@@ -420,6 +470,7 @@
}, },
{ {
"BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.", "BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.NO_SR", "EventName": "LD_BLOCKS.NO_SR",
"PublicDescription": "Counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.", "PublicDescription": "Counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
...@@ -428,6 +479,7 @@ ...@@ -428,6 +479,7 @@
}, },
{ {
"BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.", "BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.STORE_FORWARD", "EventName": "LD_BLOCKS.STORE_FORWARD",
"PublicDescription": "Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.", "PublicDescription": "Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.",
...@@ -436,6 +488,7 @@ ...@@ -436,6 +488,7 @@
}, },
{ {
"BriefDescription": "False dependencies due to partial compare on address.", "BriefDescription": "False dependencies due to partial compare on address.",
"Counter": "0,1,2,3",
"EventCode": "0x07", "EventCode": "0x07",
"EventName": "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS", "EventName": "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS",
"PublicDescription": "Counts the number of times a load got blocked due to false dependencies due to partial compare on address.", "PublicDescription": "Counts the number of times a load got blocked due to false dependencies due to partial compare on address.",
...@@ -444,6 +497,7 @@ ...@@ -444,6 +497,7 @@
}, },
{ {
"BriefDescription": "Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.", "BriefDescription": "Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.",
"Counter": "0,1,2,3",
"EventCode": "0x4c", "EventCode": "0x4c",
"EventName": "LOAD_HIT_PREFETCH.SWPF", "EventName": "LOAD_HIT_PREFETCH.SWPF",
"PublicDescription": "Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.", "PublicDescription": "Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.",
...@@ -452,6 +506,7 @@ ...@@ -452,6 +506,7 @@
}, },
{ {
"BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.", "BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xA8", "EventCode": "0xA8",
"EventName": "LSD.CYCLES_ACTIVE", "EventName": "LSD.CYCLES_ACTIVE",
...@@ -461,6 +516,7 @@ ...@@ -461,6 +516,7 @@
}, },
{ {
"BriefDescription": "Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.", "BriefDescription": "Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.",
"Counter": "0,1,2,3",
"CounterMask": "5", "CounterMask": "5",
"EventCode": "0xa8", "EventCode": "0xa8",
"EventName": "LSD.CYCLES_OK", "EventName": "LSD.CYCLES_OK",
...@@ -470,6 +526,7 @@ ...@@ -470,6 +526,7 @@
}, },
{ {
"BriefDescription": "Number of Uops delivered by the LSD.", "BriefDescription": "Number of Uops delivered by the LSD.",
"Counter": "0,1,2,3",
"EventCode": "0xa8", "EventCode": "0xa8",
"EventName": "LSD.UOPS", "EventName": "LSD.UOPS",
"PublicDescription": "Counts the number of uops delivered to the back-end by the LSD(Loop Stream Detector).", "PublicDescription": "Counts the number of uops delivered to the back-end by the LSD(Loop Stream Detector).",
...@@ -478,6 +535,7 @@ ...@@ -478,6 +535,7 @@
}, },
{ {
"BriefDescription": "Number of machine clears (nukes) of any type.", "BriefDescription": "Number of machine clears (nukes) of any type.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0xc3", "EventCode": "0xc3",
...@@ -488,6 +546,7 @@ ...@@ -488,6 +546,7 @@
}, },
{ {
"BriefDescription": "Self-modifying code (SMC) detected.", "BriefDescription": "Self-modifying code (SMC) detected.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.SMC", "EventName": "MACHINE_CLEARS.SMC",
"PublicDescription": "Counts self-modifying code (SMC) detected, which causes a machine clear.", "PublicDescription": "Counts self-modifying code (SMC) detected, which causes a machine clear.",
...@@ -496,6 +555,7 @@ ...@@ -496,6 +555,7 @@
}, },
{ {
"BriefDescription": "Increments whenever there is an update to the LBR array.", "BriefDescription": "Increments whenever there is an update to the LBR array.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xcc", "EventCode": "0xcc",
"EventName": "MISC_RETIRED.LBR_INSERTS", "EventName": "MISC_RETIRED.LBR_INSERTS",
"PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR to be enabled properly.", "PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR to be enabled properly.",
...@@ -504,6 +564,7 @@ ...@@ -504,6 +564,7 @@
}, },
{ {
"BriefDescription": "Number of retired PAUSE instructions. This event is not supported on first SKL and KBL products.", "BriefDescription": "Number of retired PAUSE instructions. This event is not supported on first SKL and KBL products.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xcc", "EventCode": "0xcc",
"EventName": "MISC_RETIRED.PAUSE_INST", "EventName": "MISC_RETIRED.PAUSE_INST",
"PublicDescription": "Counts number of retired PAUSE instructions. This event is not supported on first SKL and KBL products.", "PublicDescription": "Counts number of retired PAUSE instructions. This event is not supported on first SKL and KBL products.",
...@@ -512,6 +573,7 @@ ...@@ -512,6 +573,7 @@
}, },
{ {
"BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).", "BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa2", "EventCode": "0xa2",
"EventName": "RESOURCE_STALLS.SB", "EventName": "RESOURCE_STALLS.SB",
"PublicDescription": "Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.", "PublicDescription": "Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.",
...@@ -520,6 +582,7 @@ ...@@ -520,6 +582,7 @@
}, },
{ {
"BriefDescription": "Counts cycles where the pipeline is stalled due to serializing operations.", "BriefDescription": "Counts cycles where the pipeline is stalled due to serializing operations.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa2", "EventCode": "0xa2",
"EventName": "RESOURCE_STALLS.SCOREBOARD", "EventName": "RESOURCE_STALLS.SCOREBOARD",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
...@@ -527,6 +590,7 @@ ...@@ -527,6 +590,7 @@
}, },
{ {
"BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread", "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x5e", "EventCode": "0x5e",
"EventName": "RS_EVENTS.EMPTY_CYCLES", "EventName": "RS_EVENTS.EMPTY_CYCLES",
"PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)", "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)",
...@@ -535,6 +599,7 @@ ...@@ -535,6 +599,7 @@
}, },
{ {
"BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty.", "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x5E", "EventCode": "0x5E",
...@@ -546,6 +611,7 @@ ...@@ -546,6 +611,7 @@
}, },
{ {
"BriefDescription": "TMA slots where no uops were being issued due to lack of back-end resources.", "BriefDescription": "TMA slots where no uops were being issued due to lack of back-end resources.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa4", "EventCode": "0xa4",
"EventName": "TOPDOWN.BACKEND_BOUND_SLOTS", "EventName": "TOPDOWN.BACKEND_BOUND_SLOTS",
"PublicDescription": "Counts the number of Top-down Microarchitecture Analysis (TMA) method's slots where no micro-operations were being issued from front-end to back-end of the machine due to lack of back-end resources.", "PublicDescription": "Counts the number of Top-down Microarchitecture Analysis (TMA) method's slots where no micro-operations were being issued from front-end to back-end of the machine due to lack of back-end resources.",
...@@ -554,6 +620,7 @@ ...@@ -554,6 +620,7 @@
}, },
{ {
"BriefDescription": "TMA slots available for an unhalted logical processor. Fixed counter - architectural event", "BriefDescription": "TMA slots available for an unhalted logical processor. Fixed counter - architectural event",
"Counter": "Fixed counter 3",
"EventName": "TOPDOWN.SLOTS", "EventName": "TOPDOWN.SLOTS",
"PublicDescription": "Number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method (TMA). The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core. Software can use this event as the denominator for the top-level metrics of the TMA method. This architectural event is counted on a designated fixed counter (Fixed Counter 3).", "PublicDescription": "Number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method (TMA). The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core. Software can use this event as the denominator for the top-level metrics of the TMA method. This architectural event is counted on a designated fixed counter (Fixed Counter 3).",
"SampleAfterValue": "10000003", "SampleAfterValue": "10000003",
...@@ -561,6 +628,7 @@ ...@@ -561,6 +628,7 @@
}, },
{ {
"BriefDescription": "TMA slots available for an unhalted logical processor. General counter - architectural event", "BriefDescription": "TMA slots available for an unhalted logical processor. General counter - architectural event",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa4", "EventCode": "0xa4",
"EventName": "TOPDOWN.SLOTS_P", "EventName": "TOPDOWN.SLOTS_P",
"PublicDescription": "Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core.", "PublicDescription": "Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core.",
...@@ -569,6 +637,7 @@ ...@@ -569,6 +637,7 @@
}, },
{ {
"BriefDescription": "Number of uops decoded out of instructions exclusively fetched by decoder 0", "BriefDescription": "Number of uops decoded out of instructions exclusively fetched by decoder 0",
"Counter": "0,1,2,3",
"EventCode": "0x56", "EventCode": "0x56",
"EventName": "UOPS_DECODED.DEC0", "EventName": "UOPS_DECODED.DEC0",
"PublicDescription": "Uops exclusively fetched by decoder 0", "PublicDescription": "Uops exclusively fetched by decoder 0",
...@@ -577,6 +646,7 @@ ...@@ -577,6 +646,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on port 0", "BriefDescription": "Number of uops executed on port 0",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa1", "EventCode": "0xa1",
"EventName": "UOPS_DISPATCHED.PORT_0", "EventName": "UOPS_DISPATCHED.PORT_0",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 0.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 0.",
...@@ -585,6 +655,7 @@ ...@@ -585,6 +655,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on port 1", "BriefDescription": "Number of uops executed on port 1",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa1", "EventCode": "0xa1",
"EventName": "UOPS_DISPATCHED.PORT_1", "EventName": "UOPS_DISPATCHED.PORT_1",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 1.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 1.",
...@@ -593,6 +664,7 @@ ...@@ -593,6 +664,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on port 2 and 3", "BriefDescription": "Number of uops executed on port 2 and 3",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa1", "EventCode": "0xa1",
"EventName": "UOPS_DISPATCHED.PORT_2_3", "EventName": "UOPS_DISPATCHED.PORT_2_3",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 2 and 3.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 2 and 3.",
...@@ -601,6 +673,7 @@ ...@@ -601,6 +673,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on port 4 and 9", "BriefDescription": "Number of uops executed on port 4 and 9",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa1", "EventCode": "0xa1",
"EventName": "UOPS_DISPATCHED.PORT_4_9", "EventName": "UOPS_DISPATCHED.PORT_4_9",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 5 and 9.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 5 and 9.",
...@@ -609,6 +682,7 @@ ...@@ -609,6 +682,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on port 5", "BriefDescription": "Number of uops executed on port 5",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa1", "EventCode": "0xa1",
"EventName": "UOPS_DISPATCHED.PORT_5", "EventName": "UOPS_DISPATCHED.PORT_5",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 5.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 5.",
...@@ -617,6 +691,7 @@ ...@@ -617,6 +691,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on port 6", "BriefDescription": "Number of uops executed on port 6",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa1", "EventCode": "0xa1",
"EventName": "UOPS_DISPATCHED.PORT_6", "EventName": "UOPS_DISPATCHED.PORT_6",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 6.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 6.",
...@@ -625,6 +700,7 @@ ...@@ -625,6 +700,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on port 7 and 8", "BriefDescription": "Number of uops executed on port 7 and 8",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xa1", "EventCode": "0xa1",
"EventName": "UOPS_DISPATCHED.PORT_7_8", "EventName": "UOPS_DISPATCHED.PORT_7_8",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 7 and 8.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to ports 7 and 8.",
...@@ -633,6 +709,7 @@ ...@@ -633,6 +709,7 @@
}, },
{ {
"BriefDescription": "Number of uops executed on the core.", "BriefDescription": "Number of uops executed on the core.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE", "EventName": "UOPS_EXECUTED.CORE",
"PublicDescription": "Counts the number of uops executed from any thread.", "PublicDescription": "Counts the number of uops executed from any thread.",
...@@ -641,6 +718,7 @@ ...@@ -641,6 +718,7 @@
}, },
{ {
"BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1",
...@@ -650,6 +728,7 @@ ...@@ -650,6 +728,7 @@
}, },
{ {
"BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2",
...@@ -659,6 +738,7 @@ ...@@ -659,6 +738,7 @@
}, },
{ {
"BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "3", "CounterMask": "3",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3",
...@@ -668,6 +748,7 @@ ...@@ -668,6 +748,7 @@
}, },
{ {
"BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4",
...@@ -677,6 +758,7 @@ ...@@ -677,6 +758,7 @@
}, },
{ {
"BriefDescription": "Cycles where at least 1 uop was executed per-thread", "BriefDescription": "Cycles where at least 1 uop was executed per-thread",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xb1", "EventCode": "0xb1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_1", "EventName": "UOPS_EXECUTED.CYCLES_GE_1",
...@@ -686,6 +768,7 @@ ...@@ -686,6 +768,7 @@
}, },
{ {
"BriefDescription": "Cycles where at least 2 uops were executed per-thread", "BriefDescription": "Cycles where at least 2 uops were executed per-thread",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0xb1", "EventCode": "0xb1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_2", "EventName": "UOPS_EXECUTED.CYCLES_GE_2",
...@@ -695,6 +778,7 @@ ...@@ -695,6 +778,7 @@
}, },
{ {
"BriefDescription": "Cycles where at least 3 uops were executed per-thread", "BriefDescription": "Cycles where at least 3 uops were executed per-thread",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "3", "CounterMask": "3",
"EventCode": "0xb1", "EventCode": "0xb1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_3", "EventName": "UOPS_EXECUTED.CYCLES_GE_3",
...@@ -704,6 +788,7 @@ ...@@ -704,6 +788,7 @@
}, },
{ {
"BriefDescription": "Cycles where at least 4 uops were executed per-thread", "BriefDescription": "Cycles where at least 4 uops were executed per-thread",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0xb1", "EventCode": "0xb1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_4", "EventName": "UOPS_EXECUTED.CYCLES_GE_4",
...@@ -713,6 +798,7 @@ ...@@ -713,6 +798,7 @@
}, },
{ {
"BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.", "BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.STALL_CYCLES", "EventName": "UOPS_EXECUTED.STALL_CYCLES",
...@@ -723,6 +809,7 @@ ...@@ -723,6 +809,7 @@
}, },
{ {
"BriefDescription": "Counts the number of uops to be executed per-thread each cycle.", "BriefDescription": "Counts the number of uops to be executed per-thread each cycle.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xb1", "EventCode": "0xb1",
"EventName": "UOPS_EXECUTED.THREAD", "EventName": "UOPS_EXECUTED.THREAD",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -730,6 +817,7 @@ ...@@ -730,6 +817,7 @@
}, },
{ {
"BriefDescription": "Counts the number of x87 uops dispatched.", "BriefDescription": "Counts the number of x87 uops dispatched.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.X87", "EventName": "UOPS_EXECUTED.X87",
"PublicDescription": "Counts the number of x87 uops executed.", "PublicDescription": "Counts the number of x87 uops executed.",
...@@ -738,6 +826,7 @@ ...@@ -738,6 +826,7 @@
}, },
{ {
"BriefDescription": "Uops that RAT issues to RS", "BriefDescription": "Uops that RAT issues to RS",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x0e", "EventCode": "0x0e",
"EventName": "UOPS_ISSUED.ANY", "EventName": "UOPS_ISSUED.ANY",
"PublicDescription": "Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).", "PublicDescription": "Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).",
...@@ -746,6 +835,7 @@ ...@@ -746,6 +835,7 @@
}, },
{ {
"BriefDescription": "Cycles when RAT does not issue Uops to RS for the thread", "BriefDescription": "Cycles when RAT does not issue Uops to RS for the thread",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x0E", "EventCode": "0x0E",
"EventName": "UOPS_ISSUED.STALL_CYCLES", "EventName": "UOPS_ISSUED.STALL_CYCLES",
...@@ -756,6 +846,7 @@ ...@@ -756,6 +846,7 @@
}, },
{ {
"BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.", "BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x0e", "EventCode": "0x0e",
"EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH", "EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH",
"PublicDescription": "Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to 'Mixing Intel AVX and Intel SSE Code' section of the Optimization Guide.", "PublicDescription": "Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to 'Mixing Intel AVX and Intel SSE Code' section of the Optimization Guide.",
...@@ -764,6 +855,7 @@ ...@@ -764,6 +855,7 @@
}, },
{ {
"BriefDescription": "Retirement slots used.", "BriefDescription": "Retirement slots used.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.SLOTS", "EventName": "UOPS_RETIRED.SLOTS",
"PublicDescription": "Counts the retirement slots used each cycle.", "PublicDescription": "Counts the retirement slots used each cycle.",
...@@ -772,6 +864,7 @@ ...@@ -772,6 +864,7 @@
}, },
{ {
"BriefDescription": "Cycles without actually retired uops.", "BriefDescription": "Cycles without actually retired uops.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.STALL_CYCLES", "EventName": "UOPS_RETIRED.STALL_CYCLES",
...@@ -782,6 +875,7 @@ ...@@ -782,6 +875,7 @@
}, },
{ {
"BriefDescription": "Cycles with less than 10 actually retired uops.", "BriefDescription": "Cycles with less than 10 actually retired uops.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "10", "CounterMask": "10",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.TOTAL_CYCLES", "EventName": "UOPS_RETIRED.TOTAL_CYCLES",
......
tools/perf/pmu-events/arch/x86/icelake/uncore-interconnect.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Number of entries allocated. Account for Any type: e.g. Snoop, etc.", "BriefDescription": "Number of entries allocated. Account for Any type: e.g. Snoop, etc.",
"Counter": "1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_ARB_COH_TRK_REQUESTS.ALL", "EventName": "UNC_ARB_COH_TRK_REQUESTS.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -8,55 +9,73 @@ ...@@ -8,55 +9,73 @@
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Each cycle counts number of any coherent request at memory controller that were issued by any core. This event is not supported on ICL products but is supported on RKL products.", "BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_IFA_OCCUPANCY.ALL",
"Counter": "0",
"Deprecated": "1",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "UNC_ARB_DAT_OCCUPANCY.ALL", "EventName": "UNC_ARB_DAT_OCCUPANCY.ALL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Each cycle counts number of coherent reads pending on data return from memory controller that were issued by any core. This event is not supported on ICL products but is supported on RKL products.", "BriefDescription": "This event is deprecated.",
"Counter": "0",
"Deprecated": "1",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "UNC_ARB_DAT_OCCUPANCY.RD", "EventName": "UNC_ARB_DAT_OCCUPANCY.RD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches. This event is not supported on ICL products but is supported on RKL products.", "BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_TRK_OCCUPANCY.RD",
"Counter": "0",
"Deprecated": "1",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "UNC_ARB_REQ_TRK_OCCUPANCY.DRD", "EventName": "UNC_ARB_REQ_TRK_OCCUPANCY.DRD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches", "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches",
"Counter": "1",
"EventCode": "0x81", "EventCode": "0x81",
"EventName": "UNC_ARB_REQ_TRK_REQUEST.DRD", "EventName": "UNC_ARB_REQ_TRK_REQUEST.DRD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Each cycle counts number of all outgoing valid entries in ReqTrk. Such entry is defined as valid from its allocation in ReqTrk till deallocation. Accounts for Coherent and non-coherent traffic. This event is not supported on ICL products but is supported on RKL products.", "BriefDescription": "This event is deprecated.",
"Counter": "0",
"Deprecated": "1",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "UNC_ARB_TRK_OCCUPANCY.ALL", "EventName": "UNC_ARB_TRK_OCCUPANCY.ALL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches. This event is not supported on ICL products but is supported on RKL products.", "BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_OCCUPANCY.DRD",
"Counter": "0",
"Deprecated": "1",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "UNC_ARB_TRK_OCCUPANCY.RD", "EventName": "UNC_ARB_TRK_OCCUPANCY.RD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Total number of all outgoing entries allocated. Accounts for Coherent and non-coherent traffic.", "BriefDescription": "Total number of all outgoing entries allocated. Accounts for Coherent and non-coherent traffic.",
"Counter": "1",
"EventCode": "0x81", "EventCode": "0x81",
"EventName": "UNC_ARB_TRK_REQUESTS.ALL", "EventName": "UNC_ARB_TRK_REQUESTS.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -64,9 +83,12 @@ ...@@ -64,9 +83,12 @@
"Unit": "ARB" "Unit": "ARB"
}, },
{ {
"BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches. This event is not supported on ICL products but is supported on RKL products.", "BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD",
"Counter": "0,1",
"Deprecated": "1",
"EventCode": "0x81", "EventCode": "0x81",
"EventName": "UNC_ARB_TRK_REQUESTS.RD", "EventName": "UNC_ARB_TRK_REQUESTS.RD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "ARB" "Unit": "ARB"
......
tools/perf/pmu-events/arch/x86/icelake/uncore-other.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "UNC_CLOCK.SOCKET", "BriefDescription": "UNC_CLOCK.SOCKET",
"Counter": "FIXED",
"EventCode": "0xff", "EventCode": "0xff",
"EventName": "UNC_CLOCK.SOCKET", "EventName": "UNC_CLOCK.SOCKET",
"PerPkg": "1", "PerPkg": "1",
......
tools/perf/pmu-events/arch/x86/icelake/virtual-memory.json
View file @ 91b59892
[ [
{ {
"BriefDescription": "Loads that miss the DTLB and hit the STLB.", "BriefDescription": "Loads that miss the DTLB and hit the STLB.",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.STLB_HIT", "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
"PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).", "PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).",
...@@ -9,6 +10,7 @@ ...@@ -9,6 +10,7 @@
}, },
{ {
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a demand load.", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a demand load.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE", "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
...@@ -18,6 +20,7 @@ ...@@ -18,6 +20,7 @@
}, },
{ {
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)", "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -26,6 +29,7 @@ ...@@ -26,6 +29,7 @@
}, },
{ {
"BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.", "BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -34,6 +38,7 @@ ...@@ -34,6 +38,7 @@
}, },
{ {
"BriefDescription": "Page walks completed due to a demand data load to a 4K page.", "BriefDescription": "Page walks completed due to a demand data load to a 4K page.",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (4K sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -42,6 +47,7 @@ ...@@ -42,6 +47,7 @@
}, },
{ {
"BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle.", "BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle.",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING", "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
"PublicDescription": "Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle.", "PublicDescription": "Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle.",
...@@ -50,6 +56,7 @@ ...@@ -50,6 +56,7 @@
}, },
{ {
"BriefDescription": "Stores that miss the DTLB and hit the STLB.", "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.STLB_HIT", "EventName": "DTLB_STORE_MISSES.STLB_HIT",
"PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).", "PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).",
...@@ -58,6 +65,7 @@ ...@@ -58,6 +65,7 @@
}, },
{ {
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_ACTIVE", "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
...@@ -67,6 +75,7 @@ ...@@ -67,6 +75,7 @@
}, },
{ {
"BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)", "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -75,6 +84,7 @@ ...@@ -75,6 +84,7 @@
}, },
{ {
"BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.", "BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -83,6 +93,7 @@ ...@@ -83,6 +93,7 @@
}, },
{ {
"BriefDescription": "Page walks completed due to a demand data store to a 4K page.", "BriefDescription": "Page walks completed due to a demand data store to a 4K page.",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -91,6 +102,7 @@ ...@@ -91,6 +102,7 @@
}, },
{ {
"BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle.", "BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle.",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_PENDING", "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
"PublicDescription": "Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle.", "PublicDescription": "Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle.",
...@@ -99,6 +111,7 @@ ...@@ -99,6 +111,7 @@
}, },
{ {
"BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.", "BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.STLB_HIT", "EventName": "ITLB_MISSES.STLB_HIT",
"PublicDescription": "Counts instruction fetch requests that miss the ITLB (Instruction TLB) and hit the STLB (Second-level TLB).", "PublicDescription": "Counts instruction fetch requests that miss the ITLB (Instruction TLB) and hit the STLB (Second-level TLB).",
...@@ -107,6 +120,7 @@ ...@@ -107,6 +120,7 @@
}, },
{ {
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.",
"Counter": "0,1,2,3",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_ACTIVE", "EventName": "ITLB_MISSES.WALK_ACTIVE",
...@@ -116,6 +130,7 @@ ...@@ -116,6 +130,7 @@
}, },
{ {
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED", "EventName": "ITLB_MISSES.WALK_COMPLETED",
"PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
...@@ -124,6 +139,7 @@ ...@@ -124,6 +139,7 @@
}, },
{ {
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M", "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
...@@ -132,6 +148,7 @@ ...@@ -132,6 +148,7 @@
}, },
{ {
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K", "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
...@@ -140,6 +157,7 @@ ...@@ -140,6 +157,7 @@
}, },
{ {
"BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle.", "BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle.",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_PENDING", "EventName": "ITLB_MISSES.WALK_PENDING",
"PublicDescription": "Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle.", "PublicDescription": "Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle.",
...@@ -148,6 +166,7 @@ ...@@ -148,6 +166,7 @@
}, },
{ {
"BriefDescription": "DTLB flush attempts of the thread-specific entries", "BriefDescription": "DTLB flush attempts of the thread-specific entries",
"Counter": "0,1,2,3",
"EventCode": "0xBD", "EventCode": "0xBD",
"EventName": "TLB_FLUSH.DTLB_THREAD", "EventName": "TLB_FLUSH.DTLB_THREAD",
"PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.", "PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.",
...@@ -156,6 +175,7 @@ ...@@ -156,6 +175,7 @@
}, },
{ {
"BriefDescription": "STLB flush attempts", "BriefDescription": "STLB flush attempts",
"Counter": "0,1,2,3",
"EventCode": "0xBD", "EventCode": "0xBD",
"EventName": "TLB_FLUSH.STLB_ANY", "EventName": "TLB_FLUSH.STLB_ANY",
"PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).", "PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).",
......
tools/perf/pmu-events/arch/x86/mapfile.csv
View file @ 91b59892
...@@ -14,7 +14,7 @@ GenuineIntel-6-B6,v1.03,grandridge,core ...@@ -14,7 +14,7 @@ GenuineIntel-6-B6,v1.03,grandridge,core
GenuineIntel-6-A[DE],v1.02,graniterapids,core GenuineIntel-6-A[DE],v1.02,graniterapids,core
GenuineIntel-6-(3C|45|46),v35,haswell,core GenuineIntel-6-(3C|45|46),v35,haswell,core
GenuineIntel-6-3F,v28,haswellx,core GenuineIntel-6-3F,v28,haswellx,core
GenuineIntel-6-7[DE],v1.21,icelake,core GenuineIntel-6-7[DE],v1.22,icelake,core
GenuineIntel-6-6[AC],v1.24,icelakex,core GenuineIntel-6-6[AC],v1.24,icelakex,core
GenuineIntel-6-3A,v24,ivybridge,core GenuineIntel-6-3A,v24,ivybridge,core
GenuineIntel-6-3E,v24,ivytown,core GenuineIntel-6-3E,v24,ivytown,core
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7