Skip to content

L
linux
Commit 951bf72a authored by Ian Rogers's avatar Ian Rogers Committed by Namhyung Kim
Browse files
Options

perf vendor events: Add/update sierraforest events/metrics 

Update events from v1.02 to v1.04.
Add TMA metrics v4.8.

Bring in the event updates v1.04:
https://github.com/intel/perfmon/commit/0a9546cdf63c8b07f5c33ebf6fe49e6ebec89f86
v1.03:
https://github.com/intel/perfmon/commit/c7dd26ce67ca4477d40fb4b55b6baa0584b3e5d6

The TMA 4.8 information was added in:
https://github.com/intel/perfmon/commit/59194d4d90ca50a3fcb2de0d82b9f6fc0c9a5736

Add counter information. The most recent RFC patch set using this
information:
https://lore.kernel.org/lkml/20240412210756.309828-1-weilin.wang@intel.com/

New events are:
FP_INST_RETIRED.128B_DP,
FP_INST_RETIRED.128B_SP,
FP_INST_RETIRED.256B_DP,
FP_INST_RETIRED.32B_SP,
FP_INST_RETIRED.64B_DP,
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM,
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD,
OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM,
OCR.STREAMING_WR.ANY_RESPONSE,
UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_LOCAL,
UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_REMOTE,
UNC_CHA_TOR_INSERTS.IO_ITOM_LOCAL,
UNC_CHA_TOR_INSERTS.IO_ITOM_REMOTE,
UNC_CHA_TOR_INSERTS.IO_MISS,
UNC_CHA_TOR_INSERTS.IO_MISS_ITOM,
UNC_CHA_TOR_INSERTS.IO_MISS_ITOMCACHENEAR,
UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_LOCAL,
UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_REMOTE,
UNC_CXLCM_RxC_PACK_BUF_INSERTS.MEM_DATA,
UNC_CXLDP_TxC_AGF_INSERTS.M2S_DATA.
Co-authored-by: default avatarWeilin Wang <weilin.wang@intel.com>
Co-authored-by: default avatarCaleb Biggers <caleb.biggers@intel.com>
Signed-off-by: default avatarIan Rogers <irogers@google.com>
Reviewed-by: default avatarKan Liang <kan.liang@linux.intel.com>
Cc: Alexandre Torgue <alexandre.torgue@foss.st.com>
Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com>
Signed-off-by: default avatarNamhyung Kim <namhyung@kernel.org>
Link: https://lore.kernel.org/r/20240620181752.3945845-30-irogers@google.com
parent 5ecf682e
Show whitespace changes
Inline Side-by-side
Showing with 2405 additions and 93 deletions
tools/perf/pmu-events/arch/x86/mapfile.csv
View file @ 951bf72a
...@@ -27,7 +27,7 @@ GenuineIntel-6-2E,v4,nehalemex,core ...@@ -27,7 +27,7 @@ GenuineIntel-6-2E,v4,nehalemex,core
GenuineIntel-6-A7,v1.03,rocketlake,core GenuineIntel-6-A7,v1.03,rocketlake,core
GenuineIntel-6-2A,v19,sandybridge,core GenuineIntel-6-2A,v19,sandybridge,core
GenuineIntel-6-8F,v1.23,sapphirerapids,core GenuineIntel-6-8F,v1.23,sapphirerapids,core
GenuineIntel-6-AF,v1.02,sierraforest,core GenuineIntel-6-AF,v1.04,sierraforest,core
GenuineIntel-6-(37|4A|4C|4D|5A),v15,silvermont,core GenuineIntel-6-(37|4A|4C|4D|5A),v15,silvermont,core
GenuineIntel-6-(4E|5E|8E|9E|A5|A6),v58,skylake,core GenuineIntel-6-(4E|5E|8E|9E|A5|A6),v58,skylake,core
GenuineIntel-6-55-[01234],v1.33,skylakex,core GenuineIntel-6-55-[01234],v1.33,skylakex,core
......
tools/perf/pmu-events/arch/x86/sierraforest/cache.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.", "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x2e", "EventCode": "0x2e",
"EventName": "LONGEST_LAT_CACHE.MISS", "EventName": "LONGEST_LAT_CACHE.MISS",
"PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x41" "UMask": "0x41"
}, },
{ {
"BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.", "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x2e", "EventCode": "0x2e",
"EventName": "LONGEST_LAT_CACHE.REFERENCE", "EventName": "LONGEST_LAT_CACHE.REFERENCE",
"PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4f" "UMask": "0x4f"
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x35", "EventCode": "0x35",
"EventName": "MEM_BOUND_STALLS_IFETCH.ALL", "EventName": "MEM_BOUND_STALLS_IFETCH.ALL",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -24,6 +27,7 @@ ...@@ -24,6 +27,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.", "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x35", "EventCode": "0x35",
"EventName": "MEM_BOUND_STALLS_IFETCH.L2_HIT", "EventName": "MEM_BOUND_STALLS_IFETCH.L2_HIT",
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.", "PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.",
...@@ -32,6 +36,7 @@ ...@@ -32,6 +36,7 @@
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which hit in the LLC.", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which hit in the LLC.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x35", "EventCode": "0x35",
"EventName": "MEM_BOUND_STALLS_IFETCH.LLC_HIT", "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_HIT",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -39,6 +44,7 @@ ...@@ -39,6 +44,7 @@
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which missed all the caches.", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which missed all the caches.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x35", "EventCode": "0x35",
"EventName": "MEM_BOUND_STALLS_IFETCH.LLC_MISS", "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_MISS",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -46,6 +52,7 @@ ...@@ -46,6 +52,7 @@
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS_LOAD.ALL", "EventName": "MEM_BOUND_STALLS_LOAD.ALL",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -53,6 +60,7 @@ ...@@ -53,6 +60,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.", "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS_LOAD.L2_HIT", "EventName": "MEM_BOUND_STALLS_LOAD.L2_HIT",
"PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.", "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.",
...@@ -61,6 +69,7 @@ ...@@ -61,6 +69,7 @@
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC.", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT", "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -68,6 +77,7 @@ ...@@ -68,6 +77,7 @@
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.", "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS", "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -75,62 +85,63 @@ ...@@ -75,62 +85,63 @@
}, },
{ {
"BriefDescription": "Counts the number of load ops retired that miss the L3 cache and hit in DRAM", "BriefDescription": "Counts the number of load ops retired that miss the L3 cache and hit in DRAM",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xd3", "EventCode": "0xd3",
"EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM", "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of load ops retired that hit the L1 data cache.", "BriefDescription": "Counts the number of load ops retired that hit the L1 data cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of load ops retired that miss in the L1 data cache.", "BriefDescription": "Counts the number of load ops retired that miss in the L1 data cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS", "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x40" "UMask": "0x40"
}, },
{ {
"BriefDescription": "Counts the number of load ops retired that hit in the L2 cache.", "BriefDescription": "Counts the number of load ops retired that hit in the L2 cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of load ops retired that miss in the L2 cache.", "BriefDescription": "Counts the number of load ops retired that miss in the L2 cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS", "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x80" "UMask": "0x80"
}, },
{ {
"BriefDescription": "Counts the number of load ops retired that hit in the L3 cache.", "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1c" "UMask": "0x1c"
}, },
{ {
"BriefDescription": "Counts the number of loads that hit in a write combining buffer (WCB), excluding the first load that caused the WCB to allocate.", "BriefDescription": "Counts the number of loads that hit in a write combining buffer (WCB), excluding the first load that caused the WCB to allocate.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.WCB_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.WCB_HIT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons: load buffer, store buffer or RSV full.", "BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons: load buffer, store buffer or RSV full.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "MEM_SCHEDULER_BLOCK.ALL", "EventName": "MEM_SCHEDULER_BLOCK.ALL",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -138,6 +149,7 @@ ...@@ -138,6 +149,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.", "BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "MEM_SCHEDULER_BLOCK.LD_BUF", "EventName": "MEM_SCHEDULER_BLOCK.LD_BUF",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -145,6 +157,7 @@ ...@@ -145,6 +157,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.", "BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "MEM_SCHEDULER_BLOCK.RSV", "EventName": "MEM_SCHEDULER_BLOCK.RSV",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -152,6 +165,7 @@ ...@@ -152,6 +165,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.", "BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "MEM_SCHEDULER_BLOCK.ST_BUF", "EventName": "MEM_SCHEDULER_BLOCK.ST_BUF",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -159,179 +173,210 @@ ...@@ -159,179 +173,210 @@
}, },
{ {
"BriefDescription": "Counts the number of load ops retired.", "BriefDescription": "Counts the number of load ops retired.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.ALL_LOADS", "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x81" "UMask": "0x81"
}, },
{ {
"BriefDescription": "Counts the number of store ops retired.", "BriefDescription": "Counts the number of store ops retired.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.ALL_STORES", "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x82" "UMask": "0x82"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x400", "MSRValue": "0x400",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x80", "MSRValue": "0x80",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x10", "MSRValue": "0x10",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x800", "MSRValue": "0x800",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x100", "MSRValue": "0x100",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x20", "MSRValue": "0x20",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x4", "MSRValue": "0x4",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x200", "MSRValue": "0x200",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x40", "MSRValue": "0x40",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.", "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
"Counter": "0,1",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8", "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
"MSRIndex": "0x3F6", "MSRIndex": "0x3F6",
"MSRValue": "0x8", "MSRValue": "0x8",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x5" "UMask": "0x5"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that performed one or more locks", "BriefDescription": "Counts the number of load uops retired that performed one or more locks",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOCK_LOADS", "EventName": "MEM_UOPS_RETIRED.LOCK_LOADS",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x21" "UMask": "0x21"
}, },
{ {
"BriefDescription": "Counts the number of memory uops retired that were splits.", "BriefDescription": "Counts the number of memory uops retired that were splits.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.SPLIT", "EventName": "MEM_UOPS_RETIRED.SPLIT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x43" "UMask": "0x43"
}, },
{ {
"BriefDescription": "Counts the number of retired split load uops.", "BriefDescription": "Counts the number of retired split load uops.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS", "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x41" "UMask": "0x41"
}, },
{ {
"BriefDescription": "Counts the number of retired split store uops.", "BriefDescription": "Counts the number of retired split store uops.",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.SPLIT_STORES", "EventName": "MEM_UOPS_RETIRED.SPLIT_STORES",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x42" "UMask": "0x42"
}, },
{ {
"BriefDescription": "Counts the number of stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES", "BriefDescription": "Counts the number of stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES",
"Counter": "0,1,2,3,4,5,6,7",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.STORE_LATENCY", "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
"PEBS": "2",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x6" "UMask": "0x6"
}, },
{
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0001",
"SampleAfterValue": "100003",
"UMask": "0x1"
},
{
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0001",
"SampleAfterValue": "100003",
"UMask": "0x1"
},
{
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0002",
"SampleAfterValue": "100003",
"UMask": "0x1"
},
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ICACHE", "EventName": "TOPDOWN_FE_BOUND.ICACHE",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
......
tools/perf/pmu-events/arch/x86/sierraforest/counter.json 0 → 100644
View file @ 951bf72a
[
{
"Unit": "core",
"CountersNumFixed": "3",
"CountersNumGeneric": "8"
},
{
"Unit": "B2CMI",
"CountersNumFixed": "0",
"CountersNumGeneric": "4"
},
{
"Unit": "CHA",
"CountersNumFixed": "0",
"CountersNumGeneric": "4"
},
{
"Unit": "IMC",
"CountersNumFixed": "0",
"CountersNumGeneric": "4"
},
{
"Unit": "B2HOT",
"CountersNumFixed": "0",
"CountersNumGeneric": 4
},
{
"Unit": "IIO",
"CountersNumFixed": "0",
"CountersNumGeneric": "4"
},
{
"Unit": "IRP",
"CountersNumFixed": "0",
"CountersNumGeneric": "4"
},
{
"Unit": "UPI",
"CountersNumFixed": "0",
"CountersNumGeneric": "4"
},
{
"Unit": "B2UPI",
"CountersNumFixed": "0",
"CountersNumGeneric": 4
},
{
"Unit": "B2CXL",
"CountersNumFixed": "0",
"CountersNumGeneric": 4
},
{
"Unit": "PCU",
"CountersNumFixed": "0",
"CountersNumGeneric": 4
},
{
"Unit": "CHACMS",
"CountersNumFixed": "0",
"CountersNumGeneric": 4
},
{
"Unit": "MDF",
"CountersNumFixed": "0",
"CountersNumGeneric": 4
},
{
"Unit": "CXLCM",
"CountersNumFixed": "0",
"CountersNumGeneric": 8
},
{
"Unit": "CXLDP",
"CountersNumFixed": "0",
"CountersNumGeneric": 4
}
]
\ No newline at end of file
tools/perf/pmu-events/arch/x86/sierraforest/floating-point.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "Counts the number of cycles when any of the floating point dividers are active.", "BriefDescription": "Counts the number of cycles when any of the floating point dividers are active.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "ARITH.FPDIV_ACTIVE", "EventName": "ARITH.FPDIV_ACTIVE",
...@@ -9,48 +10,89 @@ ...@@ -9,48 +10,89 @@
}, },
{ {
"BriefDescription": "Counts the number of all types of floating point operations per uop with all default weighting", "BriefDescription": "Counts the number of all types of floating point operations per uop with all default weighting",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "FP_FLOPS_RETIRED.ALL", "EventName": "FP_FLOPS_RETIRED.ALL",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x3" "UMask": "0x3"
}, },
{ {
"BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP64]", "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP64]",
"Counter": "0,1,2,3,4,5,6,7",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "FP_FLOPS_RETIRED.DP", "EventName": "FP_FLOPS_RETIRED.DP",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of floating point operations that produce 32 bit single precision results [This event is alias to FP_FLOPS_RETIRED.SP]", "BriefDescription": "Counts the number of floating point operations that produce 32 bit single precision results [This event is alias to FP_FLOPS_RETIRED.SP]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "FP_FLOPS_RETIRED.FP32", "EventName": "FP_FLOPS_RETIRED.FP32",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of floating point operations that produce 64 bit double precision results [This event is alias to FP_FLOPS_RETIRED.DP]", "BriefDescription": "Counts the number of floating point operations that produce 64 bit double precision results [This event is alias to FP_FLOPS_RETIRED.DP]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "FP_FLOPS_RETIRED.FP64", "EventName": "FP_FLOPS_RETIRED.FP64",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP32]", "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP32]",
"Counter": "0,1,2,3,4,5,6,7",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0xc8", "EventCode": "0xc8",
"EventName": "FP_FLOPS_RETIRED.SP", "EventName": "FP_FLOPS_RETIRED.SP",
"PEBS": "1", "SampleAfterValue": "1000003",
"UMask": "0x2"
},
{
"BriefDescription": "Counts the total number of floating point retired instructions.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7",
"EventName": "FP_INST_RETIRED.128B_DP",
"SampleAfterValue": "1000003",
"UMask": "0x8"
},
{
"BriefDescription": "Counts the number of retired instructions whose sources are a packed 128 bit single precision floating point. This may be SSE or AVX.128 operations.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7",
"EventName": "FP_INST_RETIRED.128B_SP",
"SampleAfterValue": "1000003",
"UMask": "0x4"
},
{
"BriefDescription": "Counts the number of retired instructions whose sources are a packed 256 bit double precision floating point.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7",
"EventName": "FP_INST_RETIRED.256B_DP",
"SampleAfterValue": "1000003",
"UMask": "0x20"
},
{
"BriefDescription": "Counts the number of retired instructions whose sources are a scalar 32bit single precision floating point.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7",
"EventName": "FP_INST_RETIRED.32B_SP",
"SampleAfterValue": "1000003",
"UMask": "0x1"
},
{
"BriefDescription": "Counts the number of retired instructions whose sources are a scalar 64 bit double precision floating point.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc7",
"EventName": "FP_INST_RETIRED.64B_DP",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of floating point operations retired that required microcode assist.", "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.FP_ASSIST", "EventName": "MACHINE_CLEARS.FP_ASSIST",
"PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.", "PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.",
...@@ -59,9 +101,9 @@ ...@@ -59,9 +101,9 @@
}, },
{ {
"BriefDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).", "BriefDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.FPDIV", "EventName": "UOPS_RETIRED.FPDIV",
"PEBS": "1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x8" "UMask": "0x8"
} }
......
tools/perf/pmu-events/arch/x86/sierraforest/frontend.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.", "BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xe6", "EventCode": "0xe6",
"EventName": "BACLEARS.ANY", "EventName": "BACLEARS.ANY",
"PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.", "PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
...@@ -9,14 +10,15 @@ ...@@ -9,14 +10,15 @@
}, },
{ {
"BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss", "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.ITLB_MISS", "EventName": "FRONTEND_RETIRED.ITLB_MISS",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.", "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE.ACCESSES", "EventName": "ICACHE.ACCESSES",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -24,6 +26,7 @@ ...@@ -24,6 +26,7 @@
}, },
{ {
"BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -", "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE.MISSES", "EventName": "ICACHE.MISSES",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
......
tools/perf/pmu-events/arch/x86/sierraforest/memory.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block, on a load that retires.", "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block, on a load that retires.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "LD_HEAD.ANY_AT_RET", "EventName": "LD_HEAD.ANY_AT_RET",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -8,6 +9,7 @@ ...@@ -8,6 +9,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.", "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "LD_HEAD.L1_BOUND_AT_RET", "EventName": "LD_HEAD.L1_BOUND_AT_RET",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -15,6 +17,7 @@ ...@@ -15,6 +17,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.", "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "LD_HEAD.L1_MISS_AT_RET", "EventName": "LD_HEAD.L1_MISS_AT_RET",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -22,6 +25,7 @@ ...@@ -22,6 +25,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases.", "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "LD_HEAD.OTHER_AT_RET", "EventName": "LD_HEAD.OTHER_AT_RET",
"PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases such as pipeline conflicts, fences, etc.", "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases such as pipeline conflicts, fences, etc.",
...@@ -30,6 +34,7 @@ ...@@ -30,6 +34,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a pagewalk.", "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a pagewalk.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "LD_HEAD.PGWALK_AT_RET", "EventName": "LD_HEAD.PGWALK_AT_RET",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -37,6 +42,7 @@ ...@@ -37,6 +42,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a store address match.", "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a store address match.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "LD_HEAD.ST_ADDR_AT_RET", "EventName": "LD_HEAD.ST_ADDR_AT_RET",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -44,6 +50,7 @@ ...@@ -44,6 +50,7 @@
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.", "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING", "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -51,22 +58,23 @@ ...@@ -51,22 +58,23 @@
}, },
{ {
"BriefDescription": "Counts misaligned loads that are 4K page splits.", "BriefDescription": "Counts misaligned loads that are 4K page splits.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT", "EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts misaligned stores that are 4K page splits.", "BriefDescription": "Counts misaligned stores that are 4K page splits.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT", "EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.", "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7", "EventCode": "0xB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS", "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -76,6 +84,7 @@ ...@@ -76,6 +84,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7", "EventCode": "0xB7",
"EventName": "OCR.DEMAND_RFO.L3_MISS", "EventName": "OCR.DEMAND_RFO.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
......
tools/perf/pmu-events/arch/x86/sierraforest/metricgroups.json 0 → 100644
View file @ 951bf72a
{
"Flops": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Ifetch": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Load_Store_Miss": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Mem_Exec": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Power": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"Summary": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"TopdownL1": "Metrics for top-down breakdown at level 1",
"TopdownL2": "Metrics for top-down breakdown at level 2",
"TopdownL3": "Metrics for top-down breakdown at level 3",
"load_store_bound": "Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet",
"tma_L1_group": "Metrics for top-down breakdown at level 1",
"tma_L2_group": "Metrics for top-down breakdown at level 2",
"tma_L3_group": "Metrics for top-down breakdown at level 3",
"tma_backend_bound_group": "Metrics contributing to tma_backend_bound category",
"tma_bad_speculation_group": "Metrics contributing to tma_bad_speculation category",
"tma_core_bound_group": "Metrics contributing to tma_core_bound category",
"tma_frontend_bound_group": "Metrics contributing to tma_frontend_bound category",
"tma_ifetch_bandwidth_group": "Metrics contributing to tma_ifetch_bandwidth category",
"tma_ifetch_latency_group": "Metrics contributing to tma_ifetch_latency category",
"tma_machine_clears_group": "Metrics contributing to tma_machine_clears category",
"tma_resource_bound_group": "Metrics contributing to tma_resource_bound category"
}
tools/perf/pmu-events/arch/x86/sierraforest/other.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", "BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]",
"Counter": "0,1,2,3,4,5,6,7",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0xe4", "EventCode": "0xe4",
"EventName": "LBR_INSERTS.ANY", "EventName": "LBR_INSERTS.ANY",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that have any type of response.", "BriefDescription": "Counts demand data reads that have any type of response.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7", "EventCode": "0xB7",
"EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE", "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -19,6 +20,7 @@ ...@@ -19,6 +20,7 @@
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7", "EventCode": "0xB7",
"EventName": "OCR.DEMAND_RFO.ANY_RESPONSE", "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
...@@ -26,8 +28,19 @@ ...@@ -26,8 +28,19 @@
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{
"BriefDescription": "Counts streaming stores that have any type of response.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xB7",
"EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10800",
"SampleAfterValue": "100003",
"UMask": "0x1"
},
{ {
"BriefDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state.", "BriefDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x75", "EventCode": "0x75",
"EventName": "SERIALIZATION.C01_MS_SCB", "EventName": "SERIALIZATION.C01_MS_SCB",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
......
tools/perf/pmu-events/arch/x86/sierraforest/pipeline.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "Counts the number of cycles when any of the dividers are active.", "BriefDescription": "Counts the number of cycles when any of the dividers are active.",
"Counter": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "ARITH.DIV_ACTIVE", "EventName": "ARITH.DIV_ACTIVE",
...@@ -9,153 +10,157 @@ ...@@ -9,153 +10,157 @@
}, },
{ {
"BriefDescription": "Counts the total number of branch instructions retired for all branch types.", "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.ALL_BRANCHES", "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
"PEBS": "1",
"PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires. All branch type instructions are accounted for.", "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires. All branch type instructions are accounted for.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.", "BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.COND", "EventName": "BR_INST_RETIRED.COND",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x7e" "UMask": "0x7e"
}, },
{ {
"BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.", "BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.COND_TAKEN", "EventName": "BR_INST_RETIRED.COND_TAKEN",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfe" "UMask": "0xfe"
}, },
{ {
"BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.", "BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.FAR_BRANCH", "EventName": "BR_INST_RETIRED.FAR_BRANCH",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xbf" "UMask": "0xbf"
}, },
{ {
"BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.INDIRECT", "EventName": "BR_INST_RETIRED.INDIRECT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xeb" "UMask": "0xeb"
}, },
{ {
"BriefDescription": "Counts the number of near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.INDIRECT_CALL", "EventName": "BR_INST_RETIRED.INDIRECT_CALL",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfb" "UMask": "0xfb"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL", "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL",
"Counter": "0,1,2,3,4,5,6,7",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.IND_CALL", "EventName": "BR_INST_RETIRED.IND_CALL",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfb" "UMask": "0xfb"
}, },
{ {
"BriefDescription": "Counts the number of near CALL branch instructions retired.", "BriefDescription": "Counts the number of near CALL branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.NEAR_CALL", "EventName": "BR_INST_RETIRED.NEAR_CALL",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xf9" "UMask": "0xf9"
}, },
{ {
"BriefDescription": "Counts the number of near RET branch instructions retired.", "BriefDescription": "Counts the number of near RET branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.NEAR_RETURN", "EventName": "BR_INST_RETIRED.NEAR_RETURN",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xf7" "UMask": "0xf7"
}, },
{ {
"BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.", "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES", "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
"PEBS": "1",
"PublicDescription": "Counts the total number of mispredicted branch instructions retired. All branch type instructions are accounted for. Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP. A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.", "PublicDescription": "Counts the total number of mispredicted branch instructions retired. All branch type instructions are accounted for. Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP. A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.", "BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.COND", "EventName": "BR_MISP_RETIRED.COND",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x7e" "UMask": "0x7e"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.", "BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.COND_TAKEN", "EventName": "BR_MISP_RETIRED.COND_TAKEN",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfe" "UMask": "0xfe"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.INDIRECT", "EventName": "BR_MISP_RETIRED.INDIRECT",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xeb" "UMask": "0xeb"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.INDIRECT_CALL", "EventName": "BR_MISP_RETIRED.INDIRECT_CALL",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfb" "UMask": "0xfb"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.", "BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN", "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x80" "UMask": "0x80"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.", "BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.RETURN", "EventName": "BR_MISP_RETIRED.RETURN",
"PEBS": "1",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xf7" "UMask": "0xf7"
}, },
{ {
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles", "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
"Counter": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.CORE", "EventName": "CPU_CLK_UNHALTED.CORE",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]", "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x3c", "EventCode": "0x3c",
"EventName": "CPU_CLK_UNHALTED.CORE_P", "EventName": "CPU_CLK_UNHALTED.CORE_P",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles", "BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles",
"Counter": "Fixed counter 2",
"EventName": "CPU_CLK_UNHALTED.REF_TSC", "EventName": "CPU_CLK_UNHALTED.REF_TSC",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x3" "UMask": "0x3"
}, },
{ {
"BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.", "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x3c", "EventCode": "0x3c",
"EventName": "CPU_CLK_UNHALTED.REF_TSC_P", "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
"PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.", "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.",
...@@ -164,18 +169,21 @@ ...@@ -164,18 +169,21 @@
}, },
{ {
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles", "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
"Counter": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.THREAD", "EventName": "CPU_CLK_UNHALTED.THREAD",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]", "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x3c", "EventCode": "0x3c",
"EventName": "CPU_CLK_UNHALTED.THREAD_P", "EventName": "CPU_CLK_UNHALTED.THREAD_P",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Fixed Counter: Counts the number of instructions retired", "BriefDescription": "Fixed Counter: Counts the number of instructions retired",
"Counter": "Fixed counter 0",
"EventName": "INST_RETIRED.ANY", "EventName": "INST_RETIRED.ANY",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -183,37 +191,38 @@ ...@@ -183,37 +191,38 @@
}, },
{ {
"BriefDescription": "Counts the number of instructions retired", "BriefDescription": "Counts the number of instructions retired",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc0", "EventCode": "0xc0",
"EventName": "INST_RETIRED.ANY_P", "EventName": "INST_RETIRED.ANY_P",
"PEBS": "1",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.", "BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.ADDRESS_ALIAS", "EventName": "LD_BLOCKS.ADDRESS_ALIAS",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.", "BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.DATA_UNKNOWN", "EventName": "LD_BLOCKS.DATA_UNKNOWN",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.", "BriefDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.STORE_FORWARD", "EventName": "LD_BLOCKS.STORE_FORWARD",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.", "BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.DISAMBIGUATION", "EventName": "MACHINE_CLEARS.DISAMBIGUATION",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -221,6 +230,7 @@ ...@@ -221,6 +230,7 @@
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when either the page is not present, or an access violation occurs.", "BriefDescription": "Counts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when either the page is not present, or an access violation occurs.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.PAGE_FAULT", "EventName": "MACHINE_CLEARS.PAGE_FAULT",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -228,6 +238,7 @@ ...@@ -228,6 +238,7 @@
}, },
{ {
"BriefDescription": "Counts the number of machine clears that flush the pipeline and restart the machine with the use of microcode due to SMC, MEMORY_ORDERING, FP_ASSISTS, PAGE_FAULT, DISAMBIGUATION, and FPC_VIRTUAL_TRAP.", "BriefDescription": "Counts the number of machine clears that flush the pipeline and restart the machine with the use of microcode due to SMC, MEMORY_ORDERING, FP_ASSISTS, PAGE_FAULT, DISAMBIGUATION, and FPC_VIRTUAL_TRAP.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.SLOW", "EventName": "MACHINE_CLEARS.SLOW",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -235,6 +246,7 @@ ...@@ -235,6 +246,7 @@
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.", "BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.SMC", "EventName": "MACHINE_CLEARS.SMC",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
...@@ -242,14 +254,15 @@ ...@@ -242,14 +254,15 @@
}, },
{ {
"BriefDescription": "Counts the number of Last Branch Record (LBR) entries. Requires LBRs to be enabled and configured in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]", "BriefDescription": "Counts the number of Last Branch Record (LBR) entries. Requires LBRs to be enabled and configured in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xe4", "EventCode": "0xe4",
"EventName": "MISC_RETIRED.LBR_INSERTS", "EventName": "MISC_RETIRED.LBR_INSERTS",
"PEBS": "1",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]", "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.ALL", "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]", "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]",
...@@ -257,6 +270,7 @@ ...@@ -257,6 +270,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]", "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.ALL_P", "EventName": "TOPDOWN_BAD_SPECULATION.ALL_P",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]", "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]",
...@@ -264,6 +278,7 @@ ...@@ -264,6 +278,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as Memory Ordering Machine clears and MRN nukes", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as Memory Ordering Machine clears and MRN nukes",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE", "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -271,6 +286,7 @@ ...@@ -271,6 +286,7 @@
}, },
{ {
"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.", "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS", "EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -278,6 +294,7 @@ ...@@ -278,6 +294,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT", "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -285,6 +302,7 @@ ...@@ -285,6 +302,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.NUKE", "EventName": "TOPDOWN_BAD_SPECULATION.NUKE",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -292,12 +310,14 @@ ...@@ -292,12 +310,14 @@
}, },
{ {
"BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL_P]", "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.ALL", "EventName": "TOPDOWN_BE_BOUND.ALL",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS", "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -305,12 +325,14 @@ ...@@ -305,12 +325,14 @@
}, },
{ {
"BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL]", "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.ALL_P", "EventName": "TOPDOWN_BE_BOUND.ALL_P",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop). This could be caused by RSV full or load/store buffer block.", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop). This could be caused by RSV full or load/store buffer block.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER", "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -318,6 +340,7 @@ ...@@ -318,6 +340,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC and FPC RAT stalls - which can be due to the FIQ and IEC reservation station stall (integer, FP and SIMD scheduler not being able to accept another uop. )", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC and FPC RAT stalls - which can be due to the FIQ and IEC reservation station stall (integer, FP and SIMD scheduler not being able to accept another uop. )",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER", "EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -325,6 +348,7 @@ ...@@ -325,6 +348,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to mrbl stall. A 'marble' refers to a physical register file entry, also known as the physical destination (PDST).", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to mrbl stall. A 'marble' refers to a physical register file entry, also known as the physical destination (PDST).",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.REGISTER", "EventName": "TOPDOWN_BE_BOUND.REGISTER",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -332,6 +356,7 @@ ...@@ -332,6 +356,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER", "EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -339,6 +364,7 @@ ...@@ -339,6 +364,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.SERIALIZATION", "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -346,18 +372,21 @@ ...@@ -346,18 +372,21 @@
}, },
{ {
"BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL_P]", "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ALL", "EventName": "TOPDOWN_FE_BOUND.ALL",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL]", "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ALL_P", "EventName": "TOPDOWN_FE_BOUND.ALL_P",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT", "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -365,6 +394,7 @@ ...@@ -365,6 +394,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER", "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -372,6 +402,7 @@ ...@@ -372,6 +402,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.CISC", "EventName": "TOPDOWN_FE_BOUND.CISC",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -379,6 +410,7 @@ ...@@ -379,6 +410,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.DECODE", "EventName": "TOPDOWN_FE_BOUND.DECODE",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -386,6 +418,7 @@ ...@@ -386,6 +418,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH", "EventName": "TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -393,6 +426,7 @@ ...@@ -393,6 +426,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY", "EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -400,6 +434,7 @@ ...@@ -400,6 +434,7 @@
}, },
{ {
"BriefDescription": "This event is deprecated. [This event is alias to TOPDOWN_FE_BOUND.ITLB_MISS]", "BriefDescription": "This event is deprecated. [This event is alias to TOPDOWN_FE_BOUND.ITLB_MISS]",
"Counter": "0,1,2,3,4,5,6,7",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ITLB", "EventName": "TOPDOWN_FE_BOUND.ITLB",
...@@ -408,6 +443,7 @@ ...@@ -408,6 +443,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss [This event is alias to TOPDOWN_FE_BOUND.ITLB]", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss [This event is alias to TOPDOWN_FE_BOUND.ITLB]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ITLB_MISS", "EventName": "TOPDOWN_FE_BOUND.ITLB_MISS",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -415,6 +451,7 @@ ...@@ -415,6 +451,7 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.OTHER", "EventName": "TOPDOWN_FE_BOUND.OTHER",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -422,27 +459,29 @@ ...@@ -422,27 +459,29 @@
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.PREDECODE", "EventName": "TOPDOWN_FE_BOUND.PREDECODE",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL [This event is alias to TOPDOWN_RETIRING.ALL_P]", "BriefDescription": "Counts the number of consumed retirement slots. [This event is alias to TOPDOWN_RETIRING.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x72", "EventCode": "0x72",
"EventName": "TOPDOWN_RETIRING.ALL", "EventName": "TOPDOWN_RETIRING.ALL",
"PEBS": "1",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL [This event is alias to TOPDOWN_RETIRING.ALL]", "BriefDescription": "Counts the number of consumed retirement slots. [This event is alias to TOPDOWN_RETIRING.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x72", "EventCode": "0x72",
"EventName": "TOPDOWN_RETIRING.ALL_P", "EventName": "TOPDOWN_RETIRING.ALL_P",
"PEBS": "1",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of uops issued by the front end every cycle.", "BriefDescription": "Counts the number of uops issued by the front end every cycle.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x0e", "EventCode": "0x0e",
"EventName": "UOPS_ISSUED.ANY", "EventName": "UOPS_ISSUED.ANY",
"PublicDescription": "Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2. Uops_issued correlates to the number of ROB entries. If uop takes 2 ROB slots it counts as 2 uops_issued.", "PublicDescription": "Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2. Uops_issued correlates to the number of ROB entries. If uop takes 2 ROB slots it counts as 2 uops_issued.",
...@@ -450,32 +489,32 @@ ...@@ -450,32 +489,32 @@
}, },
{ {
"BriefDescription": "Counts the total number of uops retired.", "BriefDescription": "Counts the total number of uops retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.ALL", "EventName": "UOPS_RETIRED.ALL",
"PEBS": "1",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Counts the number of integer divide uops retired.", "BriefDescription": "Counts the number of integer divide uops retired.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.IDIV", "EventName": "UOPS_RETIRED.IDIV",
"PEBS": "1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.", "BriefDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.MS", "EventName": "UOPS_RETIRED.MS",
"PEBS": "1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of x87 uops retired, includes those in ms flows", "BriefDescription": "Counts the number of x87 uops retired, includes those in ms flows",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.X87", "EventName": "UOPS_RETIRED.X87",
"PEBS": "1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
} }
......
tools/perf/pmu-events/arch/x86/sierraforest/srf-metrics.json 0 → 100644
View file @ 951bf72a
[
{
"BriefDescription": "C1 residency percent per core",
"MetricExpr": "cstate_core@c1\\-residency@ / TSC",
"MetricGroup": "Power",
"MetricName": "C1_Core_Residency",
"ScaleUnit": "100%"
},
{
"BriefDescription": "C6 residency percent per core",
"MetricExpr": "cstate_core@c6\\-residency@ / TSC",
"MetricGroup": "Power",
"MetricName": "C6_Core_Residency",
"ScaleUnit": "100%"
},
{
"BriefDescription": "C6 residency percent per module",
"MetricExpr": "cstate_module@c6\\-residency@ / TSC",
"MetricGroup": "Power",
"MetricName": "C6_Module_Residency",
"ScaleUnit": "100%"
},
{
"BriefDescription": "C6 residency percent per package",
"MetricExpr": "cstate_pkg@c6\\-residency@ / TSC",
"MetricGroup": "Power",
"MetricName": "C6_Pkg_Residency",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Cycles per instruction retired; indicating how much time each executed instruction took; in units of cycles.",
"MetricExpr": "CPU_CLK_UNHALTED.THREAD / INST_RETIRED.ANY",
"MetricName": "cpi",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "CPU operating frequency (in GHz)",
"MetricExpr": "CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC * #SYSTEM_TSC_FREQ / 1e9",
"MetricName": "cpu_operating_frequency",
"ScaleUnit": "1GHz"
},
{
"BriefDescription": "Percentage of time spent in the active CPU power state C0",
"MetricExpr": "tma_info_system_cpu_utilization",
"MetricName": "cpu_utilization",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Ratio of number of completed page walks (for 2 megabyte page sizes) caused by demand data loads to the total number of completed instructions",
"MetricExpr": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M / INST_RETIRED.ANY",
"MetricName": "dtlb_2nd_level_2mb_large_page_load_mpi",
"PublicDescription": "Ratio of number of completed page walks (for 2 megabyte page sizes) caused by demand data loads to the total number of completed instructions. This implies it missed in the Data Translation Lookaside Buffer (DTLB) and further levels of TLB.",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of completed page walks (for all page sizes) caused by demand data loads to the total number of completed instructions",
"MetricExpr": "DTLB_LOAD_MISSES.WALK_COMPLETED / INST_RETIRED.ANY",
"MetricName": "dtlb_2nd_level_load_mpi",
"PublicDescription": "Ratio of number of completed page walks (for all page sizes) caused by demand data loads to the total number of completed instructions. This implies it missed in the DTLB and further levels of TLB.",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of completed page walks (for all page sizes) caused by demand data stores to the total number of completed instructions",
"MetricExpr": "DTLB_STORE_MISSES.WALK_COMPLETED / INST_RETIRED.ANY",
"MetricName": "dtlb_2nd_level_store_mpi",
"PublicDescription": "Ratio of number of completed page walks (for all page sizes) caused by demand data stores to the total number of completed instructions. This implies it missed in the DTLB and further levels of TLB.",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Bandwidth observed by the integrated I/O traffic contoller (IIO) of IO reads that are initiated by end device controllers that are requesting memory from the CPU.",
"MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.ALL_PARTS * 4 / 1e6 / duration_time",
"MetricName": "iio_bandwidth_read",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth observed by the integrated I/O traffic controller (IIO) of IO writes that are initiated by end device controllers that are writing memory to the CPU.",
"MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.ALL_PARTS * 4 / 1e6 / duration_time",
"MetricName": "iio_bandwidth_write",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth of IO reads that are initiated by end device controllers that are requesting memory from the CPU.",
"MetricExpr": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR * 64 / 1e6 / duration_time",
"MetricName": "io_bandwidth_read",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth of IO reads that are initiated by end device controllers that are requesting memory from the local CPU socket.",
"MetricExpr": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_LOCAL * 64 / 1e6 / duration_time",
"MetricName": "io_bandwidth_read_local",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth of IO reads that are initiated by end device controllers that are requesting memory from a remote CPU socket.",
"MetricExpr": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_REMOTE * 64 / 1e6 / duration_time",
"MetricName": "io_bandwidth_read_remote",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth of IO writes that are initiated by end device controllers that are writing memory to the CPU.",
"MetricExpr": "(UNC_CHA_TOR_INSERTS.IO_ITOM + UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR) * 64 / 1e6 / duration_time",
"MetricName": "io_bandwidth_write",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth of IO writes that are initiated by end device controllers that are writing memory to the local CPU socket.",
"MetricExpr": "(UNC_CHA_TOR_INSERTS.IO_ITOM_LOCAL + UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_LOCAL) * 64 / 1e6 / duration_time",
"MetricName": "io_bandwidth_write_local",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth of IO writes that are initiated by end device controllers that are writing memory to a remote CPU socket.",
"MetricExpr": "(UNC_CHA_TOR_INSERTS.IO_ITOM_REMOTE + UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_REMOTE) * 64 / 1e6 / duration_time",
"MetricName": "io_bandwidth_write_remote",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Ratio of number of completed page walks (for 2 megabyte and 4 megabyte page sizes) caused by a code fetch to the total number of completed instructions",
"MetricExpr": "ITLB_MISSES.WALK_COMPLETED_2M_4M / INST_RETIRED.ANY",
"MetricName": "itlb_2nd_level_large_page_mpi",
"PublicDescription": "Ratio of number of completed page walks (for 2 megabyte and 4 megabyte page sizes) caused by a code fetch to the total number of completed instructions. This implies it missed in the Instruction Translation Lookaside Buffer (ITLB) and further levels of TLB.",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of completed page walks (for all page sizes) caused by a code fetch to the total number of completed instructions",
"MetricExpr": "ITLB_MISSES.WALK_COMPLETED / INST_RETIRED.ANY",
"MetricName": "itlb_2nd_level_mpi",
"PublicDescription": "Ratio of number of completed page walks (for all page sizes) caused by a code fetch to the total number of completed instructions. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB.",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of code read requests missing in L1 instruction cache (includes prefetches) to the total number of completed instructions",
"MetricExpr": "ICACHE.MISSES / INST_RETIRED.ANY",
"MetricName": "l1_i_code_read_misses_with_prefetches_per_instr",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of demand load requests hitting in L1 data cache to the total number of completed instructions",
"MetricExpr": "MEM_LOAD_UOPS_RETIRED.L1_HIT / INST_RETIRED.ANY",
"MetricName": "l1d_demand_data_read_hits_per_instr",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of completed demand load requests hitting in L2 cache to the total number of completed instructions",
"MetricExpr": "MEM_LOAD_UOPS_RETIRED.L2_HIT / INST_RETIRED.ANY",
"MetricName": "l2_demand_data_read_hits_per_instr",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of completed data read request missing L2 cache to the total number of completed instructions",
"MetricExpr": "MEM_LOAD_UOPS_RETIRED.L2_MISS / INST_RETIRED.ANY",
"MetricName": "l2_demand_data_read_mpi",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of requests missing L2 cache (includes code+data+rfo w/ prefetches) to the total number of completed instructions",
"MetricExpr": "LONGEST_LAT_CACHE.REFERENCE / INST_RETIRED.ANY",
"MetricName": "l2_mpi",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of code read requests missing last level core cache (includes demand w/ prefetches) to the total number of completed instructions",
"MetricExpr": "(UNC_CHA_TOR_INSERTS.IA_MISS_CRD + UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF) / INST_RETIRED.ANY",
"MetricName": "llc_code_read_mpi_demand_plus_prefetch",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Ratio of number of data read requests missing last level core cache (includes demand w/ prefetches) to the total number of completed instructions",
"MetricExpr": "(UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF + UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFDATA) / INST_RETIRED.ANY",
"MetricName": "llc_data_read_mpi_demand_plus_prefetch",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Average latency of a last level cache (LLC) demand data read miss (read memory access) in nano seconds",
"MetricExpr": "1e9 * (UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT / UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT) / (UNC_CHA_CLOCKTICKS / (source_count(UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT) * #num_packages)) * duration_time",
"MetricName": "llc_demand_data_read_miss_latency",
"ScaleUnit": "1ns"
},
{
"BriefDescription": "Bandwidth (MB/sec) of read requests that miss the last level cache (LLC) and go to local memory.",
"MetricExpr": "UNC_CHA_REQUESTS.READS_LOCAL * 64 / 1e6 / duration_time",
"MetricName": "llc_miss_local_memory_bandwidth_read",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth (MB/sec) of write requests that miss the last level cache (LLC) and go to local memory.",
"MetricExpr": "UNC_CHA_REQUESTS.WRITES_LOCAL * 64 / 1e6 / duration_time",
"MetricName": "llc_miss_local_memory_bandwidth_write",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth (MB/sec) of read requests that miss the last level cache (LLC) and go to remote memory.",
"MetricExpr": "UNC_CHA_REQUESTS.READS_REMOTE * 64 / 1e6 / duration_time",
"MetricName": "llc_miss_remote_memory_bandwidth_read",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Bandwidth (MB/sec) of write requests that miss the last level cache (LLC) and go to remote memory.",
"MetricExpr": "UNC_CHA_REQUESTS.WRITES_REMOTE * 64 / 1e6 / duration_time",
"MetricName": "llc_miss_remote_memory_bandwidth_write",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Load operations retired per instruction",
"MetricExpr": "MEM_UOPS_RETIRED.ALL_LOADS / INST_RETIRED.ANY",
"MetricName": "loads_retired_per_instr",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "DDR memory read bandwidth (MB/sec)",
"MetricExpr": "(UNC_M_CAS_COUNT_SCH0.RD + UNC_M_CAS_COUNT_SCH1.RD) * 64 / 1e6 / duration_time",
"MetricName": "memory_bandwidth_read",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "DDR memory bandwidth (MB/sec)",
"MetricExpr": "(UNC_M_CAS_COUNT_SCH0.RD + UNC_M_CAS_COUNT_SCH1.RD + UNC_M_CAS_COUNT_SCH0.WR + UNC_M_CAS_COUNT_SCH1.WR) * 64 / 1e6 / duration_time",
"MetricName": "memory_bandwidth_total",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "DDR memory write bandwidth (MB/sec)",
"MetricExpr": "(UNC_M_CAS_COUNT_SCH0.WR + UNC_M_CAS_COUNT_SCH1.WR) * 64 / 1e6 / duration_time",
"MetricName": "memory_bandwidth_write",
"ScaleUnit": "1MB/s"
},
{
"BriefDescription": "Memory read that miss the last level cache (LLC) addressed to local DRAM as a percentage of total memory read accesses, does not include LLC prefetches.",
"MetricExpr": "(UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_LOCAL + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF_LOCAL) / (UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_LOCAL + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF_LOCAL + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_REMOTE + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF_REMOTE)",
"MetricName": "numa_reads_addressed_to_local_dram",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Memory reads that miss the last level cache (LLC) addressed to remote DRAM as a percentage of total memory read accesses, does not include LLC prefetches.",
"MetricExpr": "(UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_REMOTE + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF_REMOTE) / (UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_LOCAL + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF_LOCAL + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_REMOTE + UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF_REMOTE)",
"MetricName": "numa_reads_addressed_to_remote_dram",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of cycles spent in System Management Interrupts.",
"MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
"MetricGroup": "smi",
"MetricName": "smi_cycles",
"MetricThreshold": "smi_cycles > 0.1",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Number of SMI interrupts.",
"MetricExpr": "msr@smi@",
"MetricGroup": "smi",
"MetricName": "smi_num",
"ScaleUnit": "1SMI#"
},
{
"BriefDescription": "Store operations retired per instruction",
"MetricExpr": "MEM_UOPS_RETIRED.ALL_STORES / INST_RETIRED.ANY",
"MetricName": "stores_retired_per_instr",
"ScaleUnit": "1per_instr"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to certain allocation restrictions",
"MetricExpr": "tma_core_bound",
"MetricGroup": "TopdownL3;tma_L3_group;tma_core_bound_group",
"MetricName": "tma_allocation_restriction",
"MetricThreshold": "tma_allocation_restriction > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.1)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend due to backend stalls",
"MetricExpr": "TOPDOWN_BE_BOUND.ALL_P / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL1;tma_L1_group",
"MetricName": "tma_backend_bound",
"MetricThreshold": "tma_backend_bound > 0.1",
"MetricgroupNoGroup": "TopdownL1",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend due to backend stalls. Note that uops must be available for consumption in order for this event to count. If a uop is not available (IQ is empty), this event will not count",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear",
"MetricExpr": "TOPDOWN_BAD_SPECULATION.ALL_P / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL1;tma_L1_group",
"MetricName": "tma_bad_speculation",
"MetricThreshold": "tma_bad_speculation > 0.15",
"MetricgroupNoGroup": "TopdownL1",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the instruction queue (IQ). Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend",
"MetricExpr": "TOPDOWN_FE_BOUND.BRANCH_DETECT / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
"MetricName": "tma_branch_detect",
"MetricThreshold": "tma_branch_detect > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
"PublicDescription": "Counts the number of issue slots that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to branch mispredicts",
"MetricExpr": "TOPDOWN_BAD_SPECULATION.MISPREDICT / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL2;tma_L2_group;tma_bad_speculation_group",
"MetricName": "tma_branch_mispredicts",
"MetricThreshold": "tma_branch_mispredicts > 0.05 & tma_bad_speculation > 0.15",
"MetricgroupNoGroup": "TopdownL2",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to BTCLEARS, which occurs when the Branch Target Buffer (BTB) predicts a taken branch.",
"MetricExpr": "TOPDOWN_FE_BOUND.BRANCH_RESTEER / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
"MetricName": "tma_branch_resteer",
"MetricThreshold": "tma_branch_resteer > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to the microcode sequencer (MS).",
"MetricExpr": "TOPDOWN_FE_BOUND.CISC / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
"MetricName": "tma_cisc",
"MetricThreshold": "tma_cisc > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of cycles due to backend bound stalls that are bounded by core restrictions and not attributed to an outstanding load or stores, or resource limitation",
"MetricExpr": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL2;tma_L2_group;tma_backend_bound_group",
"MetricName": "tma_core_bound",
"MetricThreshold": "tma_core_bound > 0.1 & tma_backend_bound > 0.1",
"MetricgroupNoGroup": "TopdownL2",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to decode stalls.",
"MetricExpr": "TOPDOWN_FE_BOUND.DECODE / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
"MetricName": "tma_decode",
"MetricThreshold": "tma_decode > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to a machine clear that does not require the use of microcode, classified as a fast nuke, due to memory ordering, memory disambiguation and memory renaming",
"MetricExpr": "TOPDOWN_BAD_SPECULATION.FASTNUKE / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_machine_clears_group",
"MetricName": "tma_fast_nuke",
"MetricThreshold": "tma_fast_nuke > 0.05 & (tma_machine_clears > 0.05 & tma_bad_speculation > 0.15)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to frontend stalls.",
"MetricExpr": "TOPDOWN_FE_BOUND.ALL_P / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL1;tma_L1_group",
"MetricName": "tma_frontend_bound",
"MetricThreshold": "tma_frontend_bound > 0.2",
"MetricgroupNoGroup": "TopdownL1",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to instruction cache misses.",
"MetricExpr": "TOPDOWN_FE_BOUND.ICACHE / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
"MetricName": "tma_icache_misses",
"MetricThreshold": "tma_icache_misses > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.",
"MetricExpr": "TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL2;tma_L2_group;tma_frontend_bound_group",
"MetricName": "tma_ifetch_bandwidth",
"MetricThreshold": "tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2",
"MetricgroupNoGroup": "TopdownL2",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to frontend latency restrictions due to icache misses, itlb misses, branch detection, and resteer limitations.",
"MetricExpr": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL2;tma_L2_group;tma_frontend_bound_group",
"MetricName": "tma_ifetch_latency",
"MetricThreshold": "tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2",
"MetricgroupNoGroup": "TopdownL2",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Instructions per Floating Point (FP) Operation",
"MetricExpr": "INST_RETIRED.ANY / FP_FLOPS_RETIRED.ALL",
"MetricGroup": "Flops",
"MetricName": "tma_info_arith_inst_mix_ipflop"
},
{
"BriefDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction",
"MetricExpr": "INST_RETIRED.ANY / (FP_INST_RETIRED.128B_DP + FP_INST_RETIRED.128B_SP)",
"MetricGroup": "Flops",
"MetricName": "tma_info_arith_inst_mix_ipfparith_avx128"
},
{
"BriefDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction",
"MetricExpr": "INST_RETIRED.ANY / FP_INST_RETIRED.64B_DP",
"MetricGroup": "Flops",
"MetricName": "tma_info_arith_inst_mix_ipfparith_scalar_dp"
},
{
"BriefDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction",
"MetricExpr": "INST_RETIRED.ANY / FP_INST_RETIRED.32B_SP",
"MetricGroup": "Flops",
"MetricName": "tma_info_arith_inst_mix_ipfparith_scalar_sp"
},
{
"BriefDescription": "Percentage of time that retirement is stalled due to a first level data TLB miss",
"MetricExpr": "tma_info_bottleneck_dtlb_miss_bound_cycles",
"MetricName": "tma_info_bottleneck_%_dtlb_miss_bound_cycles"
},
{
"BriefDescription": "Percentage of time that allocation and retirement is stalled by the Frontend Cluster due to an Ifetch Miss, either Icache or ITLB Miss",
"MetricExpr": "tma_info_bottleneck_ifetch_miss_bound_cycles",
"MetricGroup": "Ifetch",
"MetricName": "tma_info_bottleneck_%_ifetch_miss_bound_cycles",
"PublicDescription": "Percentage of time that allocation and retirement is stalled by the Frontend Cluster due to an Ifetch Miss, either Icache or ITLB Miss. See Info.Ifetch_Bound"
},
{
"BriefDescription": "Percentage of time that retirement is stalled due to an L1 miss",
"MetricExpr": "tma_info_bottleneck_load_miss_bound_cycles",
"MetricGroup": "Load_Store_Miss",
"MetricName": "tma_info_bottleneck_%_load_miss_bound_cycles",
"PublicDescription": "Percentage of time that retirement is stalled due to an L1 miss. See Info.Load_Miss_Bound"
},
{
"BriefDescription": "Percentage of time that retirement is stalled by the Memory Cluster due to a pipeline stall",
"MetricExpr": "tma_info_bottleneck_mem_exec_bound_cycles",
"MetricGroup": "Mem_Exec",
"MetricName": "tma_info_bottleneck_%_mem_exec_bound_cycles",
"PublicDescription": "Percentage of time that retirement is stalled by the Memory Cluster due to a pipeline stall. See Info.Mem_Exec_Bound"
},
{
"BriefDescription": "Percentage of time that retirement is stalled due to a first level data TLB miss",
"MetricExpr": "100 * (LD_HEAD.DTLB_MISS_AT_RET + LD_HEAD.PGWALK_AT_RET) / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "Cycles",
"MetricName": "tma_info_bottleneck_dtlb_miss_bound_cycles",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of time that allocation and retirement is stalled by the Frontend Cluster due to an Ifetch Miss, either Icache or ITLB Miss",
"MetricExpr": "100 * MEM_BOUND_STALLS_IFETCH.ALL / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "Cycles;Ifetch",
"MetricName": "tma_info_bottleneck_ifetch_miss_bound_cycles",
"PublicDescription": "Percentage of time that allocation and retirement is stalled by the Frontend Cluster due to an Ifetch Miss, either Icache or ITLB Miss. See Info.Ifetch_Bound",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of time that retirement is stalled due to an L1 miss",
"MetricExpr": "100 * MEM_BOUND_STALLS_LOAD.ALL / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "Cycles;Load_Store_Miss",
"MetricName": "tma_info_bottleneck_load_miss_bound_cycles",
"PublicDescription": "Percentage of time that retirement is stalled due to an L1 miss. See Info.Load_Miss_Bound",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of time that retirement is stalled by the Memory Cluster due to a pipeline stall",
"MetricExpr": "100 * LD_HEAD.ANY_AT_RET / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "Cycles;Mem_Exec",
"MetricName": "tma_info_bottleneck_mem_exec_bound_cycles",
"PublicDescription": "Percentage of time that retirement is stalled by the Memory Cluster due to a pipeline stall. See Info.Mem_Exec_Bound",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)",
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES",
"MetricName": "tma_info_br_inst_mix_ipbranch"
},
{
"BriefDescription": "Instruction per (near) call (lower number means higher occurrence rate)",
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_CALL",
"MetricName": "tma_info_br_inst_mix_ipcall"
},
{
"BriefDescription": "Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]",
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.FAR_BRANCH:u",
"MetricName": "tma_info_br_inst_mix_ipfarbranch"
},
{
"BriefDescription": "Instructions per retired conditional Branch Misprediction where the branch was not taken",
"MetricExpr": "INST_RETIRED.ANY / (BR_MISP_RETIRED.COND - BR_MISP_RETIRED.COND_TAKEN)",
"MetricName": "tma_info_br_inst_mix_ipmisp_cond_ntaken"
},
{
"BriefDescription": "Instructions per retired conditional Branch Misprediction where the branch was taken",
"MetricExpr": "INST_RETIRED.ANY / BR_MISP_RETIRED.COND_TAKEN",
"MetricName": "tma_info_br_inst_mix_ipmisp_cond_taken"
},
{
"BriefDescription": "Instructions per retired indirect call or jump Branch Misprediction",
"MetricExpr": "INST_RETIRED.ANY / BR_MISP_RETIRED.INDIRECT",
"MetricName": "tma_info_br_inst_mix_ipmisp_indirect"
},
{
"BriefDescription": "Instructions per retired return Branch Misprediction",
"MetricExpr": "INST_RETIRED.ANY / BR_MISP_RETIRED.RETURN",
"MetricName": "tma_info_br_inst_mix_ipmisp_ret"
},
{
"BriefDescription": "Instructions per retired Branch Misprediction",
"MetricExpr": "INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES",
"MetricName": "tma_info_br_inst_mix_ipmispredict"
},
{
"BriefDescription": "Ratio of all branches which mispredict",
"MetricExpr": "BR_MISP_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.ALL_BRANCHES",
"MetricName": "tma_info_br_mispredict_bound_branch_mispredict_ratio"
},
{
"BriefDescription": "Ratio between Mispredicted branches and unknown branches",
"MetricExpr": "BR_MISP_RETIRED.ALL_BRANCHES / BACLEARS.ANY",
"MetricName": "tma_info_br_mispredict_bound_branch_mispredict_to_unknown_branch_ratio"
},
{
"BriefDescription": "Percentage of time that allocation is stalled due to load buffer full",
"MetricExpr": "tma_info_buffer_stalls_load_buffer_stall_cycles",
"MetricName": "tma_info_buffer_stalls_%_load_buffer_stall_cycles"
},
{
"BriefDescription": "Percentage of time that allocation is stalled due to memory reservation stations full",
"MetricExpr": "tma_info_buffer_stalls_mem_rsv_stall_cycles",
"MetricName": "tma_info_buffer_stalls_%_mem_rsv_stall_cycles"
},
{
"BriefDescription": "Percentage of time that allocation is stalled due to store buffer full",
"MetricExpr": "tma_info_buffer_stalls_store_buffer_stall_cycles",
"MetricName": "tma_info_buffer_stalls_%_store_buffer_stall_cycles"
},
{
"BriefDescription": "Percentage of time that allocation is stalled due to load buffer full",
"MetricExpr": "100 * MEM_SCHEDULER_BLOCK.LD_BUF / CPU_CLK_UNHALTED.CORE",
"MetricName": "tma_info_buffer_stalls_load_buffer_stall_cycles",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of time that allocation is stalled due to memory reservation stations full",
"MetricExpr": "100 * MEM_SCHEDULER_BLOCK.RSV / CPU_CLK_UNHALTED.CORE",
"MetricName": "tma_info_buffer_stalls_mem_rsv_stall_cycles",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of time that allocation is stalled due to store buffer full",
"MetricExpr": "100 * MEM_SCHEDULER_BLOCK.ST_BUF / CPU_CLK_UNHALTED.CORE",
"MetricName": "tma_info_buffer_stalls_store_buffer_stall_cycles",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Cycles Per Instruction",
"MetricExpr": "CPU_CLK_UNHALTED.CORE / INST_RETIRED.ANY",
"MetricName": "tma_info_core_cpi"
},
{
"BriefDescription": "Floating Point Operations Per Cycle",
"MetricExpr": "FP_FLOPS_RETIRED.ALL / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "Flops",
"MetricName": "tma_info_core_flopc"
},
{
"BriefDescription": "Instructions Per Cycle",
"MetricExpr": "INST_RETIRED.ANY / CPU_CLK_UNHALTED.CORE",
"MetricName": "tma_info_core_ipc"
},
{
"BriefDescription": "Uops Per Instruction",
"MetricExpr": "TOPDOWN_RETIRING.ALL_P / INST_RETIRED.ANY",
"MetricName": "tma_info_core_upi"
},
{
"BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss hits in the L2",
"MetricExpr": "tma_info_ifetch_miss_bound_ifetchmissbound_with_l2hit",
"MetricName": "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l2hit"
},
{
"BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss hits in the L3",
"MetricExpr": "tma_info_ifetch_miss_bound_ifetchmissbound_with_l3hit",
"MetricName": "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3hit"
},
{
"BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss subsequently misses in the L3",
"MetricExpr": "100 * MEM_BOUND_STALLS_IFETCH.LLC_MISS / MEM_BOUND_STALLS_IFETCH.ALL",
"MetricName": "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3miss"
},
{
"BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss hits in the L2",
"MetricExpr": "100 * MEM_BOUND_STALLS_IFETCH.L2_HIT / MEM_BOUND_STALLS_IFETCH.ALL",
"MetricName": "tma_info_ifetch_miss_bound_ifetchmissbound_with_l2hit",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss hits in the L3",
"MetricExpr": "100 * MEM_BOUND_STALLS_IFETCH.LLC_HIT / MEM_BOUND_STALLS_IFETCH.ALL",
"MetricName": "tma_info_ifetch_miss_bound_ifetchmissbound_with_l3hit",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that hit the L2",
"MetricExpr": "tma_info_load_miss_bound_loadmissbound_with_l2hit",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_miss_bound_%_loadmissbound_with_l2hit"
},
{
"BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that hit the L3",
"MetricExpr": "tma_info_load_miss_bound_loadmissbound_with_l3hit",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_miss_bound_%_loadmissbound_with_l3hit"
},
{
"BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that subsequently misses the L3",
"MetricExpr": "100 * MEM_BOUND_STALLS_LOAD.LLC_MISS / MEM_BOUND_STALLS_LOAD.ALL",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_miss_bound_%_loadmissbound_with_l3miss"
},
{
"BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that hit the L2",
"MetricExpr": "100 * MEM_BOUND_STALLS_LOAD.L2_HIT / MEM_BOUND_STALLS_LOAD.ALL",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_miss_bound_loadmissbound_with_l2hit",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that hit the L3",
"MetricExpr": "100 * MEM_BOUND_STALLS_LOAD.LLC_HIT / MEM_BOUND_STALLS_LOAD.ALL",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_miss_bound_loadmissbound_with_l3hit",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a pipeline block",
"MetricExpr": "100 * LD_HEAD.L1_BOUND_AT_RET / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_store_bound_l1_bound"
},
{
"BriefDescription": "Counts the number of cycles that the oldest load of the load buffer is stalled at retirement",
"MetricExpr": "100 * (LD_HEAD.L1_BOUND_AT_RET + MEM_BOUND_STALLS_LOAD.ALL) / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_store_bound_load_bound"
},
{
"BriefDescription": "Counts the number of cycles the core is stalled due to store buffer full",
"MetricExpr": "100 * (MEM_SCHEDULER_BLOCK.ST_BUF / MEM_SCHEDULER_BLOCK.ALL) * tma_mem_scheduler",
"MetricGroup": "load_store_bound",
"MetricName": "tma_info_load_store_bound_store_bound"
},
{
"BriefDescription": "Counts the number of machine clears relative to thousands of instructions retired, due to floating point assists",
"MetricExpr": "1e3 * MACHINE_CLEARS.FP_ASSIST / INST_RETIRED.ANY",
"MetricName": "tma_info_machine_clear_bound_machine_clears_fp_assist_pki"
},
{
"BriefDescription": "Counts the number of machine clears relative to thousands of instructions retired, due to page faults",
"MetricExpr": "1e3 * MACHINE_CLEARS.PAGE_FAULT / INST_RETIRED.ANY",
"MetricName": "tma_info_machine_clear_bound_machine_clears_page_fault_pki"
},
{
"BriefDescription": "Counts the number of machine clears relative to thousands of instructions retired, due to self-modifying code",
"MetricExpr": "1e3 * MACHINE_CLEARS.SMC / INST_RETIRED.ANY",
"MetricName": "tma_info_machine_clear_bound_machine_clears_smc_pki"
},
{
"BriefDescription": "Percentage of total non-speculative loads with an address aliasing block",
"MetricExpr": "tma_info_mem_exec_blocks_loads_with_adressaliasing",
"MetricName": "tma_info_mem_exec_blocks_%_loads_with_adressaliasing"
},
{
"BriefDescription": "Percentage of total non-speculative loads with a store forward or unknown store address block",
"MetricExpr": "tma_info_mem_exec_blocks_loads_with_storefwdblk",
"MetricName": "tma_info_mem_exec_blocks_%_loads_with_storefwdblk"
},
{
"BriefDescription": "Percentage of total non-speculative loads with an address aliasing block",
"MetricExpr": "100 * LD_BLOCKS.ADDRESS_ALIAS / MEM_UOPS_RETIRED.ALL_LOADS",
"MetricName": "tma_info_mem_exec_blocks_loads_with_adressaliasing",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of total non-speculative loads with a store forward or unknown store address block",
"MetricExpr": "100 * LD_BLOCKS.DATA_UNKNOWN / MEM_UOPS_RETIRED.ALL_LOADS",
"MetricName": "tma_info_mem_exec_blocks_loads_with_storefwdblk",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a first level data cache miss",
"MetricExpr": "tma_info_mem_exec_bound_loadhead_with_l1miss",
"MetricName": "tma_info_mem_exec_bound_%_loadhead_with_l1miss"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to other block cases, such as pipeline conflicts, fences, etc",
"MetricExpr": "tma_info_mem_exec_bound_loadhead_with_otherpipelineblks",
"MetricName": "tma_info_mem_exec_bound_%_loadhead_with_otherpipelineblks"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a pagewalk",
"MetricExpr": "tma_info_mem_exec_bound_loadhead_with_pagewalk",
"MetricName": "tma_info_mem_exec_bound_%_loadhead_with_pagewalk"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a second level TLB miss",
"MetricExpr": "tma_info_mem_exec_bound_loadhead_with_stlbhit",
"MetricName": "tma_info_mem_exec_bound_%_loadhead_with_stlbhit"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a store forward address match",
"MetricExpr": "tma_info_mem_exec_bound_loadhead_with_storefwding",
"MetricName": "tma_info_mem_exec_bound_%_loadhead_with_storefwding"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a first level data cache miss",
"MetricExpr": "100 * LD_HEAD.L1_MISS_AT_RET / LD_HEAD.ANY_AT_RET",
"MetricName": "tma_info_mem_exec_bound_loadhead_with_l1miss",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to other block cases, such as pipeline conflicts, fences, etc",
"MetricExpr": "100 * LD_HEAD.OTHER_AT_RET / LD_HEAD.ANY_AT_RET",
"MetricName": "tma_info_mem_exec_bound_loadhead_with_otherpipelineblks",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a pagewalk",
"MetricExpr": "100 * LD_HEAD.PGWALK_AT_RET / LD_HEAD.ANY_AT_RET",
"MetricName": "tma_info_mem_exec_bound_loadhead_with_pagewalk",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a second level TLB miss",
"MetricExpr": "100 * LD_HEAD.DTLB_MISS_AT_RET / LD_HEAD.ANY_AT_RET",
"MetricName": "tma_info_mem_exec_bound_loadhead_with_stlbhit",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Percentage of Memory Execution Bound due to a store forward address match",
"MetricExpr": "100 * LD_HEAD.ST_ADDR_AT_RET / LD_HEAD.ANY_AT_RET",
"MetricName": "tma_info_mem_exec_bound_loadhead_with_storefwding",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Instructions per Load",
"MetricExpr": "INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_LOADS",
"MetricName": "tma_info_mem_mix_ipload"
},
{
"BriefDescription": "Instructions per Store",
"MetricExpr": "INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_STORES",
"MetricName": "tma_info_mem_mix_ipstore"
},
{
"BriefDescription": "Percentage of total non-speculative loads that perform one or more locks",
"MetricExpr": "100 * MEM_UOPS_RETIRED.LOCK_LOADS / MEM_UOPS_RETIRED.ALL_LOADS",
"MetricName": "tma_info_mem_mix_load_locks_ratio"
},
{
"BriefDescription": "Percentage of total non-speculative loads that are splits",
"MetricExpr": "100 * MEM_UOPS_RETIRED.SPLIT_LOADS / MEM_UOPS_RETIRED.ALL_LOADS",
"MetricName": "tma_info_mem_mix_load_splits_ratio"
},
{
"BriefDescription": "Ratio of mem load uops to all uops",
"MetricExpr": "1e3 * MEM_UOPS_RETIRED.ALL_LOADS / TOPDOWN_RETIRING.ALL_P",
"MetricName": "tma_info_mem_mix_memload_ratio"
},
{
"BriefDescription": "Percentage of time that the core is stalled due to a TPAUSE or UMWAIT instruction",
"MetricExpr": "tma_info_serialization_tpause_cycles",
"MetricName": "tma_info_serialization _%_tpause_cycles"
},
{
"BriefDescription": "Percentage of time that the core is stalled due to a TPAUSE or UMWAIT instruction",
"MetricExpr": "100 * SERIALIZATION.C01_MS_SCB / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricName": "tma_info_serialization_tpause_cycles",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Average CPU Utilization",
"MetricExpr": "CPU_CLK_UNHALTED.REF_TSC / TSC",
"MetricName": "tma_info_system_cpu_utilization"
},
{
"BriefDescription": "Giga Floating Point Operations Per Second",
"MetricExpr": "FP_FLOPS_RETIRED.ALL / (duration_time * 1e9)",
"MetricGroup": "Flops",
"MetricName": "tma_info_system_gflops",
"PublicDescription": "Giga Floating Point Operations Per Second. Aggregate across all supported options of: FP precisions, scalar and vector instructions, vector-width"
},
{
"BriefDescription": "Fraction of cycles spent in Kernel mode",
"MetricExpr": "cpu@CPU_CLK_UNHALTED.CORE_P@k / CPU_CLK_UNHALTED.CORE",
"MetricGroup": "Summary",
"MetricName": "tma_info_system_kernel_utilization"
},
{
"BriefDescription": "Average Frequency Utilization relative nominal frequency",
"MetricExpr": "CPU_CLK_UNHALTED.CORE / CPU_CLK_UNHALTED.REF_TSC",
"MetricGroup": "Power",
"MetricName": "tma_info_system_turbo_utilization"
},
{
"BriefDescription": "Percentage of all uops which are FPDiv uops",
"MetricExpr": "100 * UOPS_RETIRED.FPDIV / TOPDOWN_RETIRING.ALL_P",
"MetricName": "tma_info_uop_mix_fpdiv_uop_ratio"
},
{
"BriefDescription": "Percentage of all uops which are IDiv uops",
"MetricExpr": "100 * UOPS_RETIRED.IDIV / TOPDOWN_RETIRING.ALL_P",
"MetricName": "tma_info_uop_mix_idiv_uop_ratio"
},
{
"BriefDescription": "Percentage of all uops which are microcode ops",
"MetricExpr": "100 * UOPS_RETIRED.MS / TOPDOWN_RETIRING.ALL_P",
"MetricName": "tma_info_uop_mix_microcode_uop_ratio"
},
{
"BriefDescription": "Percentage of all uops which are x87 uops",
"MetricExpr": "100 * UOPS_RETIRED.X87 / TOPDOWN_RETIRING.ALL_P",
"MetricName": "tma_info_uop_mix_x87_uop_ratio"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to Instruction Table Lookaside Buffer (ITLB) misses.",
"MetricExpr": "TOPDOWN_FE_BOUND.ITLB_MISS / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
"MetricName": "tma_itlb_misses",
"MetricThreshold": "tma_itlb_misses > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation",
"MetricExpr": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL2;tma_L2_group;tma_bad_speculation_group",
"MetricName": "tma_machine_clears",
"MetricThreshold": "tma_machine_clears > 0.05 & tma_bad_speculation > 0.15",
"MetricgroupNoGroup": "TopdownL2",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops",
"MetricExpr": "TOPDOWN_BE_BOUND.MEM_SCHEDULER / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
"MetricName": "tma_mem_scheduler",
"MetricThreshold": "tma_mem_scheduler > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops",
"MetricExpr": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
"MetricName": "tma_non_mem_scheduler",
"MetricThreshold": "tma_non_mem_scheduler > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to a machine clear that requires the use of microcode (slow nuke)",
"MetricExpr": "TOPDOWN_BAD_SPECULATION.NUKE / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_machine_clears_group",
"MetricName": "tma_nuke",
"MetricThreshold": "tma_nuke > 0.05 & (tma_machine_clears > 0.05 & tma_bad_speculation > 0.15)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to other common frontend stalls not categorized.",
"MetricExpr": "TOPDOWN_FE_BOUND.OTHER / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
"MetricName": "tma_other_fb",
"MetricThreshold": "tma_other_fb > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to wrong predecodes.",
"MetricExpr": "TOPDOWN_FE_BOUND.PREDECODE / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
"MetricName": "tma_predecode",
"MetricThreshold": "tma_predecode > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls)",
"MetricExpr": "TOPDOWN_BE_BOUND.REGISTER / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
"MetricName": "tma_register",
"MetricThreshold": "tma_register > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to the reorder buffer being full (ROB stalls)",
"MetricExpr": "TOPDOWN_BE_BOUND.REORDER_BUFFER / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
"MetricName": "tma_reorder_buffer",
"MetricThreshold": "tma_reorder_buffer > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of cycles the core is stalled due to a resource limitation",
"MetricExpr": "tma_backend_bound - tma_core_bound",
"MetricGroup": "TopdownL2;tma_L2_group;tma_backend_bound_group",
"MetricName": "tma_resource_bound",
"MetricThreshold": "tma_resource_bound > 0.2 & tma_backend_bound > 0.1",
"MetricgroupNoGroup": "TopdownL2",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that result in retirement slots",
"MetricExpr": "TOPDOWN_RETIRING.ALL_P / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL1;tma_L1_group",
"MetricName": "tma_retiring",
"MetricThreshold": "tma_retiring > 0.75",
"MetricgroupNoGroup": "TopdownL1",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS)",
"MetricExpr": "TOPDOWN_BE_BOUND.SERIALIZATION / (6 * CPU_CLK_UNHALTED.CORE)",
"MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
"MetricName": "tma_serialization",
"MetricThreshold": "tma_serialization > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
"ScaleUnit": "100%"
},
{
"BriefDescription": "Uncore operating frequency in GHz",
"MetricExpr": "UNC_CHA_CLOCKTICKS / (source_count(UNC_CHA_CLOCKTICKS) * #num_packages) / 1e9 / duration_time",
"MetricName": "uncore_frequency",
"ScaleUnit": "1GHz"
},
{
"BriefDescription": "Intel(R) Ultra Path Interconnect (UPI) data transmit bandwidth (MB/sec)",
"MetricExpr": "UNC_UPI_TxL_FLITS.ALL_DATA * 7.111111111111111 / 1e6 / duration_time",
"MetricName": "upi_data_transmit_bw",
"ScaleUnit": "1MB/s"
}
]
tools/perf/pmu-events/arch/x86/sierraforest/uncore-cache.json
View file @ 951bf72a
This source diff could not be displayed because it is too large. You can view the blob instead.
tools/perf/pmu-events/arch/x86/sierraforest/uncore-cxl.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "B2CXL Clockticks", "BriefDescription": "B2CXL Clockticks",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_B2CXL_CLOCKTICKS", "EventName": "UNC_B2CXL_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"Unit": "B2CXL" "Unit": "B2CXL"
},
{
"BriefDescription": "Number of Allocation to Mem Data Packing buffer",
"Counter": "4,5,6,7",
"EventCode": "0x41",
"EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.MEM_DATA",
"Experimental": "1",
"PerPkg": "1",
"UMask": "0x10",
"Unit": "CXLCM"
},
{
"BriefDescription": "Number of Allocation to M2S Data AGF",
"Counter": "0,1,2,3",
"EventCode": "0x02",
"EventName": "UNC_CXLDP_TxC_AGF_INSERTS.M2S_DATA",
"Experimental": "1",
"PerPkg": "1",
"UMask": "0x20",
"Unit": "CXLDP"
} }
] ]
tools/perf/pmu-events/arch/x86/sierraforest/uncore-interconnect.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "Clockticks of the mesh to memory (B2CMI)", "BriefDescription": "Clockticks of the mesh to memory (B2CMI)",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_B2CMI_CLOCKTICKS", "EventName": "UNC_B2CMI_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -8,14 +9,17 @@ ...@@ -8,14 +9,17 @@
}, },
{ {
"BriefDescription": "Counts the number of time D2C was not honoured by egress due to directory state constraints", "BriefDescription": "Counts the number of time D2C was not honoured by egress due to directory state constraints",
"Counter": "0,1,2,3",
"EventCode": "0x17", "EventCode": "0x17",
"EventName": "UNC_B2CMI_DIRECT2CORE_NOT_TAKEN_DIRSTATE", "EventName": "UNC_B2CMI_DIRECT2CORE_NOT_TAKEN_DIRSTATE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the number of times B2CMI egress did D2C (direct to core)", "BriefDescription": "Counts the number of times B2CMI egress did D2C (direct to core)",
"Counter": "0,1,2,3",
"EventCode": "0x16", "EventCode": "0x16",
"EventName": "UNC_B2CMI_DIRECT2CORE_TAKEN", "EventName": "UNC_B2CMI_DIRECT2CORE_TAKEN",
"PerPkg": "1", "PerPkg": "1",
...@@ -24,14 +28,17 @@ ...@@ -24,14 +28,17 @@
}, },
{ {
"BriefDescription": "Counts the number of times D2C wasn't honoured even though the incoming request had d2c set for non cisgress txn", "BriefDescription": "Counts the number of times D2C wasn't honoured even though the incoming request had d2c set for non cisgress txn",
"Counter": "0,1,2,3",
"EventCode": "0x18", "EventCode": "0x18",
"EventName": "UNC_B2CMI_DIRECT2CORE_TXN_OVERRIDE", "EventName": "UNC_B2CMI_DIRECT2CORE_TXN_OVERRIDE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the number of d2k wasn't done due to credit constraints", "BriefDescription": "Counts the number of d2k wasn't done due to credit constraints",
"Counter": "0,1,2,3",
"EventCode": "0x1B", "EventCode": "0x1B",
"EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_CREDITS", "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_CREDITS",
"PerPkg": "1", "PerPkg": "1",
...@@ -40,6 +47,7 @@ ...@@ -40,6 +47,7 @@
}, },
{ {
"BriefDescription": "Direct to UPI Transactions - Ignored due to lack of credits : All : Counts the number of d2k wasn't done due to credit constraints", "BriefDescription": "Direct to UPI Transactions - Ignored due to lack of credits : All : Counts the number of d2k wasn't done due to credit constraints",
"Counter": "0,1,2,3",
"EventCode": "0x1B", "EventCode": "0x1B",
"EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_CREDITS.EGRESS", "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_CREDITS.EGRESS",
"PerPkg": "1", "PerPkg": "1",
...@@ -48,6 +56,7 @@ ...@@ -48,6 +56,7 @@
}, },
{ {
"BriefDescription": "Counts the number of time D2K was not honoured by egress due to directory state constraints", "BriefDescription": "Counts the number of time D2K was not honoured by egress due to directory state constraints",
"Counter": "0,1,2,3",
"EventCode": "0x1A", "EventCode": "0x1A",
"EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_DIRSTATE", "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_DIRSTATE",
"PerPkg": "1", "PerPkg": "1",
...@@ -56,6 +65,7 @@ ...@@ -56,6 +65,7 @@
}, },
{ {
"BriefDescription": "Cycles when Direct2UPI was Disabled : Egress Ignored D2U : Counts the number of time D2K was not honoured by egress due to directory state constraints", "BriefDescription": "Cycles when Direct2UPI was Disabled : Egress Ignored D2U : Counts the number of time D2K was not honoured by egress due to directory state constraints",
"Counter": "0,1,2,3",
"EventCode": "0x1A", "EventCode": "0x1A",
"EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_DIRSTATE.EGRESS", "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_DIRSTATE.EGRESS",
"PerPkg": "1", "PerPkg": "1",
...@@ -64,6 +74,7 @@ ...@@ -64,6 +74,7 @@
}, },
{ {
"BriefDescription": "Counts the number of times egress did D2K (Direct to KTI)", "BriefDescription": "Counts the number of times egress did D2K (Direct to KTI)",
"Counter": "0,1,2,3",
"EventCode": "0x19", "EventCode": "0x19",
"EventName": "UNC_B2CMI_DIRECT2UPI_TAKEN", "EventName": "UNC_B2CMI_DIRECT2UPI_TAKEN",
"PerPkg": "1", "PerPkg": "1",
...@@ -72,6 +83,7 @@ ...@@ -72,6 +83,7 @@
}, },
{ {
"BriefDescription": "Counts the number of times D2K wasn't honoured even though the incoming request had d2k set for non cisgress txn", "BriefDescription": "Counts the number of times D2K wasn't honoured even though the incoming request had d2k set for non cisgress txn",
"Counter": "0,1,2,3",
"EventCode": "0x1C", "EventCode": "0x1C",
"EventName": "UNC_B2CMI_DIRECT2UPI_TXN_OVERRIDE", "EventName": "UNC_B2CMI_DIRECT2UPI_TXN_OVERRIDE",
"PerPkg": "1", "PerPkg": "1",
...@@ -80,70 +92,87 @@ ...@@ -80,70 +92,87 @@
}, },
{ {
"BriefDescription": "Directory Hit Clean", "BriefDescription": "Directory Hit Clean",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN", "EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x38", "UMask": "0x38",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Hit : On NonDirty Line in A State", "BriefDescription": "Directory Hit : On NonDirty Line in A State",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN_A", "EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN_A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x20", "UMask": "0x20",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Hit : On NonDirty Line in I State", "BriefDescription": "Directory Hit : On NonDirty Line in I State",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN_I", "EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN_I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x8", "UMask": "0x8",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Hit : On NonDirty Line in S State", "BriefDescription": "Directory Hit : On NonDirty Line in S State",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN_S", "EventName": "UNC_B2CMI_DIRECTORY_HIT.CLEAN_S",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "UMask": "0x10",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Hit Dirty (modified)", "BriefDescription": "Directory Hit Dirty (modified)",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY", "EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x7", "UMask": "0x7",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Hit : On Dirty Line in A State", "BriefDescription": "Directory Hit : On Dirty Line in A State",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY_A", "EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY_A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Hit : On Dirty Line in I State", "BriefDescription": "Directory Hit : On Dirty Line in I State",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY_I", "EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY_I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Hit : On Dirty Line in S State", "BriefDescription": "Directory Hit : On Dirty Line in S State",
"Counter": "0,1,2,3",
"EventCode": "0x1D", "EventCode": "0x1D",
"EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY_S", "EventName": "UNC_B2CMI_DIRECTORY_HIT.DIRTY_S",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with any directory to non persistent memory", "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with any directory to non persistent memory",
"Counter": "0,1,2,3",
"EventCode": "0x20", "EventCode": "0x20",
"EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.ANY", "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.ANY",
"PerPkg": "1", "PerPkg": "1",
...@@ -152,6 +181,7 @@ ...@@ -152,6 +181,7 @@
}, },
{ {
"BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory A to non persistent memory", "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory A to non persistent memory",
"Counter": "0,1,2,3",
"EventCode": "0x20", "EventCode": "0x20",
"EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_A", "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_A",
"PerPkg": "1", "PerPkg": "1",
...@@ -160,6 +190,7 @@ ...@@ -160,6 +190,7 @@
}, },
{ {
"BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory I to non persistent memory", "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory I to non persistent memory",
"Counter": "0,1,2,3",
"EventCode": "0x20", "EventCode": "0x20",
"EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_I", "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_I",
"PerPkg": "1", "PerPkg": "1",
...@@ -168,6 +199,7 @@ ...@@ -168,6 +199,7 @@
}, },
{ {
"BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory S to non persistent memory", "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory S to non persistent memory",
"Counter": "0,1,2,3",
"EventCode": "0x20", "EventCode": "0x20",
"EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_S", "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_S",
"PerPkg": "1", "PerPkg": "1",
...@@ -177,70 +209,87 @@ ...@@ -177,70 +209,87 @@
}, },
{ {
"BriefDescription": "Directory Miss Clean", "BriefDescription": "Directory Miss Clean",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN", "EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x38", "UMask": "0x38",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Miss : On NonDirty Line in A State", "BriefDescription": "Directory Miss : On NonDirty Line in A State",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN_A", "EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN_A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x20", "UMask": "0x20",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Miss : On NonDirty Line in I State", "BriefDescription": "Directory Miss : On NonDirty Line in I State",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN_I", "EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN_I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x8", "UMask": "0x8",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Miss : On NonDirty Line in S State", "BriefDescription": "Directory Miss : On NonDirty Line in S State",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN_S", "EventName": "UNC_B2CMI_DIRECTORY_MISS.CLEAN_S",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "UMask": "0x10",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Miss Dirty (modified)", "BriefDescription": "Directory Miss Dirty (modified)",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY", "EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x7", "UMask": "0x7",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Miss : On Dirty Line in A State", "BriefDescription": "Directory Miss : On Dirty Line in A State",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY_A", "EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY_A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Miss : On Dirty Line in I State", "BriefDescription": "Directory Miss : On Dirty Line in I State",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY_I", "EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY_I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory Miss : On Dirty Line in S State", "BriefDescription": "Directory Miss : On Dirty Line in S State",
"Counter": "0,1,2,3",
"EventCode": "0x1E", "EventCode": "0x1E",
"EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY_S", "EventName": "UNC_B2CMI_DIRECTORY_MISS.DIRTY_S",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Any A2I Transition", "BriefDescription": "Any A2I Transition",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.A2I", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.A2I",
"PerPkg": "1", "PerPkg": "1",
...@@ -249,6 +298,7 @@ ...@@ -249,6 +298,7 @@
}, },
{ {
"BriefDescription": "Any A2S Transition", "BriefDescription": "Any A2S Transition",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.A2S", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.A2S",
"PerPkg": "1", "PerPkg": "1",
...@@ -257,6 +307,7 @@ ...@@ -257,6 +307,7 @@
}, },
{ {
"BriefDescription": "Counts cisgress directory updates", "BriefDescription": "Counts cisgress directory updates",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.ANY", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.ANY",
"PerPkg": "1", "PerPkg": "1",
...@@ -265,38 +316,47 @@ ...@@ -265,38 +316,47 @@
}, },
{ {
"BriefDescription": "Counts any 1lm or 2lm hit data return that would result in directory update to non persistent memory (DRAM)", "BriefDescription": "Counts any 1lm or 2lm hit data return that would result in directory update to non persistent memory (DRAM)",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_ANY", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_ANY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x101", "UMask": "0x101",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update in near memory to the A state", "BriefDescription": "Directory update in near memory to the A state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_X2A", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_X2A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x114", "UMask": "0x114",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update in near memory to the I state", "BriefDescription": "Directory update in near memory to the I state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_X2I", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_X2I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x128", "UMask": "0x128",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update in near memory to the S state", "BriefDescription": "Directory update in near memory to the S state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_X2S", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.HIT_X2S",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x142", "UMask": "0x142",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Any I2A Transition", "BriefDescription": "Any I2A Transition",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.I2A", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.I2A",
"PerPkg": "1", "PerPkg": "1",
...@@ -305,6 +365,7 @@ ...@@ -305,6 +365,7 @@
}, },
{ {
"BriefDescription": "Any I2S Transition", "BriefDescription": "Any I2S Transition",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.I2S", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.I2S",
"PerPkg": "1", "PerPkg": "1",
...@@ -313,70 +374,87 @@ ...@@ -313,70 +374,87 @@
}, },
{ {
"BriefDescription": "Directory update in far memory to the A state", "BriefDescription": "Directory update in far memory to the A state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.MISS_X2A", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.MISS_X2A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x214", "UMask": "0x214",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update in far memory to the I state", "BriefDescription": "Directory update in far memory to the I state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.MISS_X2I", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.MISS_X2I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x228", "UMask": "0x228",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update in far memory to the S state", "BriefDescription": "Directory update in far memory to the S state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.MISS_X2S", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.MISS_X2S",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x242", "UMask": "0x242",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Any S2A Transition", "BriefDescription": "Any S2A Transition",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.S2A", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.S2A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x310", "UMask": "0x310",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Any S2I Transition", "BriefDescription": "Any S2I Transition",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.S2I", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.S2I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x308", "UMask": "0x308",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update to the A state", "BriefDescription": "Directory update to the A state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.X2A", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.X2A",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x314", "UMask": "0x314",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update to the I state", "BriefDescription": "Directory update to the I state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.X2I", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.X2I",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x328", "UMask": "0x328",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Directory update to the S state", "BriefDescription": "Directory update to the S state",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_B2CMI_DIRECTORY_UPDATE.X2S", "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.X2S",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x342", "UMask": "0x342",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts any read", "BriefDescription": "Counts any read",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "UNC_B2CMI_IMC_READS.ALL", "EventName": "UNC_B2CMI_IMC_READS.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -385,6 +463,7 @@ ...@@ -385,6 +463,7 @@
}, },
{ {
"BriefDescription": "Counts normal reads issue to CMI", "BriefDescription": "Counts normal reads issue to CMI",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "UNC_B2CMI_IMC_READS.NORMAL", "EventName": "UNC_B2CMI_IMC_READS.NORMAL",
"PerPkg": "1", "PerPkg": "1",
...@@ -393,22 +472,27 @@ ...@@ -393,22 +472,27 @@
}, },
{ {
"BriefDescription": "Count reads to NM region", "BriefDescription": "Count reads to NM region",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "UNC_B2CMI_IMC_READS.TO_DDR_AS_CACHE", "EventName": "UNC_B2CMI_IMC_READS.TO_DDR_AS_CACHE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x110", "UMask": "0x110",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts reads to 1lm non persistent memory regions", "BriefDescription": "Counts reads to 1lm non persistent memory regions",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "UNC_B2CMI_IMC_READS.TO_DDR_AS_MEM", "EventName": "UNC_B2CMI_IMC_READS.TO_DDR_AS_MEM",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x108", "UMask": "0x108",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "All Writes - All Channels", "BriefDescription": "All Writes - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x25", "EventCode": "0x25",
"EventName": "UNC_B2CMI_IMC_WRITES.ALL", "EventName": "UNC_B2CMI_IMC_WRITES.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -417,6 +501,7 @@ ...@@ -417,6 +501,7 @@
}, },
{ {
"BriefDescription": "Full Non-ISOCH - All Channels", "BriefDescription": "Full Non-ISOCH - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x25", "EventCode": "0x25",
"EventName": "UNC_B2CMI_IMC_WRITES.FULL", "EventName": "UNC_B2CMI_IMC_WRITES.FULL",
"PerPkg": "1", "PerPkg": "1",
...@@ -425,20 +510,25 @@ ...@@ -425,20 +510,25 @@
}, },
{ {
"BriefDescription": "Non-Inclusive - All Channels", "BriefDescription": "Non-Inclusive - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x25", "EventCode": "0x25",
"EventName": "UNC_B2CMI_IMC_WRITES.NI", "EventName": "UNC_B2CMI_IMC_WRITES.NI",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Non-Inclusive Miss - All Channels", "BriefDescription": "Non-Inclusive Miss - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x25", "EventCode": "0x25",
"EventName": "UNC_B2CMI_IMC_WRITES.NI_MISS", "EventName": "UNC_B2CMI_IMC_WRITES.NI_MISS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Partial Non-ISOCH - All Channels", "BriefDescription": "Partial Non-ISOCH - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x25", "EventCode": "0x25",
"EventName": "UNC_B2CMI_IMC_WRITES.PARTIAL", "EventName": "UNC_B2CMI_IMC_WRITES.PARTIAL",
"PerPkg": "1", "PerPkg": "1",
...@@ -447,38 +537,47 @@ ...@@ -447,38 +537,47 @@
}, },
{ {
"BriefDescription": "DDR, acting as Cache - All Channels", "BriefDescription": "DDR, acting as Cache - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x25", "EventCode": "0x25",
"EventName": "UNC_B2CMI_IMC_WRITES.TO_DDR_AS_CACHE", "EventName": "UNC_B2CMI_IMC_WRITES.TO_DDR_AS_CACHE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x140", "UMask": "0x140",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "DDR - All Channels", "BriefDescription": "DDR - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x25", "EventCode": "0x25",
"EventName": "UNC_B2CMI_IMC_WRITES.TO_DDR_AS_MEM", "EventName": "UNC_B2CMI_IMC_WRITES.TO_DDR_AS_MEM",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x120", "UMask": "0x120",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Prefetch CAM Inserts : UPI - Ch 0", "BriefDescription": "Prefetch CAM Inserts : UPI - Ch 0",
"Counter": "0,1,2,3",
"EventCode": "0x56", "EventCode": "0x56",
"EventName": "UNC_B2CMI_PREFCAM_INSERTS.CH0_UPI", "EventName": "UNC_B2CMI_PREFCAM_INSERTS.CH0_UPI",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Prefetch CAM Inserts : XPT - Ch 0", "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 0",
"Counter": "0,1,2,3",
"EventCode": "0x56", "EventCode": "0x56",
"EventName": "UNC_B2CMI_PREFCAM_INSERTS.CH0_XPT", "EventName": "UNC_B2CMI_PREFCAM_INSERTS.CH0_XPT",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Prefetch CAM Inserts : UPI - All Channels", "BriefDescription": "Prefetch CAM Inserts : UPI - All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x56", "EventCode": "0x56",
"EventName": "UNC_B2CMI_PREFCAM_INSERTS.UPI_ALLCH", "EventName": "UNC_B2CMI_PREFCAM_INSERTS.UPI_ALLCH",
"PerPkg": "1", "PerPkg": "1",
...@@ -487,6 +586,7 @@ ...@@ -487,6 +586,7 @@
}, },
{ {
"BriefDescription": "Prefetch CAM Inserts : XPT -All Channels", "BriefDescription": "Prefetch CAM Inserts : XPT -All Channels",
"Counter": "0,1,2,3",
"EventCode": "0x56", "EventCode": "0x56",
"EventName": "UNC_B2CMI_PREFCAM_INSERTS.XPT_ALLCH", "EventName": "UNC_B2CMI_PREFCAM_INSERTS.XPT_ALLCH",
"PerPkg": "1", "PerPkg": "1",
...@@ -496,118 +596,147 @@ ...@@ -496,118 +596,147 @@
}, },
{ {
"BriefDescription": "Prefetch CAM Occupancy : Channel 0", "BriefDescription": "Prefetch CAM Occupancy : Channel 0",
"Counter": "0,1,2,3",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "UNC_B2CMI_PREFCAM_OCCUPANCY.CH0", "EventName": "UNC_B2CMI_PREFCAM_OCCUPANCY.CH0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm reads and WRNI which were a hit", "BriefDescription": "Counts the 2lm reads and WRNI which were a hit",
"Counter": "0,1,2,3",
"EventCode": "0x1F", "EventCode": "0x1F",
"EventName": "UNC_B2CMI_TAG_HIT.ALL", "EventName": "UNC_B2CMI_TAG_HIT.ALL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf", "UMask": "0xf",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm reads which were a hit clean", "BriefDescription": "Counts the 2lm reads which were a hit clean",
"Counter": "0,1,2,3",
"EventCode": "0x1F", "EventCode": "0x1F",
"EventName": "UNC_B2CMI_TAG_HIT.RD_CLEAN", "EventName": "UNC_B2CMI_TAG_HIT.RD_CLEAN",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm reads which were a hit dirty", "BriefDescription": "Counts the 2lm reads which were a hit dirty",
"Counter": "0,1,2,3",
"EventCode": "0x1F", "EventCode": "0x1F",
"EventName": "UNC_B2CMI_TAG_HIT.RD_DIRTY", "EventName": "UNC_B2CMI_TAG_HIT.RD_DIRTY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm WRNI which were a hit clean", "BriefDescription": "Counts the 2lm WRNI which were a hit clean",
"Counter": "0,1,2,3",
"EventCode": "0x1F", "EventCode": "0x1F",
"EventName": "UNC_B2CMI_TAG_HIT.WR_CLEAN", "EventName": "UNC_B2CMI_TAG_HIT.WR_CLEAN",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm WRNI which were a hit dirty", "BriefDescription": "Counts the 2lm WRNI which were a hit dirty",
"Counter": "0,1,2,3",
"EventCode": "0x1F", "EventCode": "0x1F",
"EventName": "UNC_B2CMI_TAG_HIT.WR_DIRTY", "EventName": "UNC_B2CMI_TAG_HIT.WR_DIRTY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x8", "UMask": "0x8",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm second way read miss for a WrNI", "BriefDescription": "Counts the 2lm second way read miss for a WrNI",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.CLEAN", "EventName": "UNC_B2CMI_TAG_MISS.CLEAN",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x5", "UMask": "0x5",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm second way read miss for a WrNI", "BriefDescription": "Counts the 2lm second way read miss for a WrNI",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.DIRTY", "EventName": "UNC_B2CMI_TAG_MISS.DIRTY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xa", "UMask": "0xa",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm second way read miss for a Rd", "BriefDescription": "Counts the 2lm second way read miss for a Rd",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.RD_2WAY", "EventName": "UNC_B2CMI_TAG_MISS.RD_2WAY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "UMask": "0x10",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm reads which were a miss and the cache line is unmodified", "BriefDescription": "Counts the 2lm reads which were a miss and the cache line is unmodified",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.RD_CLEAN", "EventName": "UNC_B2CMI_TAG_MISS.RD_CLEAN",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm reads which were a miss and the cache line is modified", "BriefDescription": "Counts the 2lm reads which were a miss and the cache line is modified",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.RD_DIRTY", "EventName": "UNC_B2CMI_TAG_MISS.RD_DIRTY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm second way read miss for a WrNI", "BriefDescription": "Counts the 2lm second way read miss for a WrNI",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.WR_2WAY", "EventName": "UNC_B2CMI_TAG_MISS.WR_2WAY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x20", "UMask": "0x20",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm WRNI which were a miss and the cache line is unmodified", "BriefDescription": "Counts the 2lm WRNI which were a miss and the cache line is unmodified",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.WR_CLEAN", "EventName": "UNC_B2CMI_TAG_MISS.WR_CLEAN",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Counts the 2lm WRNI which were a miss and the cache line is modified", "BriefDescription": "Counts the 2lm WRNI which were a miss and the cache line is modified",
"Counter": "0,1,2,3",
"EventCode": "0x4B", "EventCode": "0x4B",
"EventName": "UNC_B2CMI_TAG_MISS.WR_DIRTY", "EventName": "UNC_B2CMI_TAG_MISS.WR_DIRTY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x8", "UMask": "0x8",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "Tracker Inserts : Channel 0", "BriefDescription": "Tracker Inserts : Channel 0",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "UNC_B2CMI_TRACKER_INSERTS.CH0", "EventName": "UNC_B2CMI_TRACKER_INSERTS.CH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -616,6 +745,7 @@ ...@@ -616,6 +745,7 @@
}, },
{ {
"BriefDescription": "Tracker Occupancy : Channel 0", "BriefDescription": "Tracker Occupancy : Channel 0",
"Counter": "0,1,2,3",
"EventCode": "0x33", "EventCode": "0x33",
"EventName": "UNC_B2CMI_TRACKER_OCCUPANCY.CH0", "EventName": "UNC_B2CMI_TRACKER_OCCUPANCY.CH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -624,14 +754,17 @@ ...@@ -624,14 +754,17 @@
}, },
{ {
"BriefDescription": "Write Tracker Inserts : Channel 0", "BriefDescription": "Write Tracker Inserts : Channel 0",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_B2CMI_WR_TRACKER_INSERTS.CH0", "EventName": "UNC_B2CMI_WR_TRACKER_INSERTS.CH0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "B2CMI" "Unit": "B2CMI"
}, },
{ {
"BriefDescription": "UNC_B2HOT_CLOCKTICKS", "BriefDescription": "UNC_B2HOT_CLOCKTICKS",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_B2HOT_CLOCKTICKS", "EventName": "UNC_B2HOT_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -640,6 +773,7 @@ ...@@ -640,6 +773,7 @@
}, },
{ {
"BriefDescription": "Number of uclks in domain", "BriefDescription": "Number of uclks in domain",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_B2UPI_CLOCKTICKS", "EventName": "UNC_B2UPI_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -647,14 +781,17 @@ ...@@ -647,14 +781,17 @@
}, },
{ {
"BriefDescription": "Total Write Cache Occupancy : Mem", "BriefDescription": "Total Write Cache Occupancy : Mem",
"Counter": "0,1,2,3",
"EventCode": "0x0F", "EventCode": "0x0F",
"EventName": "UNC_I_CACHE_TOTAL_OCCUPANCY.MEM", "EventName": "UNC_I_CACHE_TOTAL_OCCUPANCY.MEM",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "IRP" "Unit": "IRP"
}, },
{ {
"BriefDescription": "IRP Clockticks", "BriefDescription": "IRP Clockticks",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_I_CLOCKTICKS", "EventName": "UNC_I_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -662,6 +799,7 @@ ...@@ -662,6 +799,7 @@
}, },
{ {
"BriefDescription": "Inbound read requests received by the IRP and inserted into the FAF queue", "BriefDescription": "Inbound read requests received by the IRP and inserted into the FAF queue",
"Counter": "0,1,2,3",
"EventCode": "0x18", "EventCode": "0x18",
"EventName": "UNC_I_FAF_INSERTS", "EventName": "UNC_I_FAF_INSERTS",
"PerPkg": "1", "PerPkg": "1",
...@@ -669,21 +807,26 @@ ...@@ -669,21 +807,26 @@
}, },
{ {
"BriefDescription": "FAF occupancy", "BriefDescription": "FAF occupancy",
"Counter": "0,1,2,3",
"EventCode": "0x19", "EventCode": "0x19",
"EventName": "UNC_I_FAF_OCCUPANCY", "EventName": "UNC_I_FAF_OCCUPANCY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"Unit": "IRP" "Unit": "IRP"
}, },
{ {
"BriefDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed", "BriefDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed",
"Counter": "0,1,2,3",
"EventCode": "0x1F", "EventCode": "0x1F",
"EventName": "UNC_I_MISC1.LOST_FWD", "EventName": "UNC_I_MISC1.LOST_FWD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "UMask": "0x10",
"Unit": "IRP" "Unit": "IRP"
}, },
{ {
"BriefDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.", "BriefDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.",
"Counter": "0,1,2,3",
"EventCode": "0x11", "EventCode": "0x11",
"EventName": "UNC_I_TRANSACTIONS.WR_PREF", "EventName": "UNC_I_TRANSACTIONS.WR_PREF",
"PerPkg": "1", "PerPkg": "1",
...@@ -692,6 +835,7 @@ ...@@ -692,6 +835,7 @@
}, },
{ {
"BriefDescription": "MDF Clockticks", "BriefDescription": "MDF Clockticks",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_MDF_CLOCKTICKS", "EventName": "UNC_MDF_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -699,6 +843,7 @@ ...@@ -699,6 +843,7 @@
}, },
{ {
"BriefDescription": "Number of UPI LL clock cycles while the event is enabled", "BriefDescription": "Number of UPI LL clock cycles while the event is enabled",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_UPI_CLOCKTICKS", "EventName": "UNC_UPI_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -707,45 +852,56 @@ ...@@ -707,45 +852,56 @@
}, },
{ {
"BriefDescription": "Cycles in L1 : Number of UPI qfclk cycles spent in L1 power mode. L1 is a mode that totally shuts down a UPI link. Use edge detect to count the number of instances when the UPI link entered L1. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.", "BriefDescription": "Cycles in L1 : Number of UPI qfclk cycles spent in L1 power mode. L1 is a mode that totally shuts down a UPI link. Use edge detect to count the number of instances when the UPI link entered L1. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.",
"Counter": "0,1,2,3",
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "UNC_UPI_L1_POWER_CYCLES", "EventName": "UNC_UPI_L1_POWER_CYCLES",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass", "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xe", "UMask": "0xe",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass, Match Opcode", "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB_OPC", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10e", "UMask": "0x10e",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard", "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf", "UMask": "0xf",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard, Match Opcode", "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS_OPC", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10f", "UMask": "0x10f",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Request", "BriefDescription": "Matches on Receive path of a UPI Port : Request",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.REQ", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.REQ",
"PerPkg": "1", "PerPkg": "1",
...@@ -754,78 +910,97 @@ ...@@ -754,78 +910,97 @@
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Request, Match Opcode", "BriefDescription": "Matches on Receive path of a UPI Port : Request, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.REQ_OPC", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.REQ_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x108", "UMask": "0x108",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Response - Conflict", "BriefDescription": "Matches on Receive path of a UPI Port : Response - Conflict",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSPCNFLT", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSPCNFLT",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1aa", "UMask": "0x1aa",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Response - Invalid", "BriefDescription": "Matches on Receive path of a UPI Port : Response - Invalid",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSPI", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSPI",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x12a", "UMask": "0x12a",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Response - Data", "BriefDescription": "Matches on Receive path of a UPI Port : Response - Data",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xc", "UMask": "0xc",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Response - Data, Match Opcode", "BriefDescription": "Matches on Receive path of a UPI Port : Response - Data, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA_OPC", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_DATA_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10c", "UMask": "0x10c",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Response - No Data", "BriefDescription": "Matches on Receive path of a UPI Port : Response - No Data",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xa", "UMask": "0xa",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Response - No Data, Match Opcode", "BriefDescription": "Matches on Receive path of a UPI Port : Response - No Data, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA_OPC", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.RSP_NODATA_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10a", "UMask": "0x10a",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Snoop", "BriefDescription": "Matches on Receive path of a UPI Port : Snoop",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.SNP", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.SNP",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x9", "UMask": "0x9",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Snoop, Match Opcode", "BriefDescription": "Matches on Receive path of a UPI Port : Snoop, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.SNP_OPC", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.SNP_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x109", "UMask": "0x109",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Writeback", "BriefDescription": "Matches on Receive path of a UPI Port : Writeback",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.WB", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.WB",
"PerPkg": "1", "PerPkg": "1",
...@@ -834,14 +1009,17 @@ ...@@ -834,14 +1009,17 @@
}, },
{ {
"BriefDescription": "Matches on Receive path of a UPI Port : Writeback, Match Opcode", "BriefDescription": "Matches on Receive path of a UPI Port : Writeback, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.WB_OPC", "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.WB_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10d", "UMask": "0x10d",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : All Data : Shows legal flit time (hides impact of L0p and L0c).", "BriefDescription": "Valid Flits Received : All Data : Shows legal flit time (hides impact of L0p and L0c).",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.ALL_DATA", "EventName": "UNC_UPI_RxL_FLITS.ALL_DATA",
"PerPkg": "1", "PerPkg": "1",
...@@ -850,8 +1028,10 @@ ...@@ -850,8 +1028,10 @@
}, },
{ {
"BriefDescription": "Null FLITs received from any slot", "BriefDescription": "Null FLITs received from any slot",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.ALL_NULL", "EventName": "UNC_UPI_RxL_FLITS.ALL_NULL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Valid Flits Received : Null FLITs received from any slot", "PublicDescription": "Valid Flits Received : Null FLITs received from any slot",
"UMask": "0x27", "UMask": "0x27",
...@@ -859,38 +1039,47 @@ ...@@ -859,38 +1039,47 @@
}, },
{ {
"BriefDescription": "Valid Flits Received : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..", "BriefDescription": "Valid Flits Received : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.DATA", "EventName": "UNC_UPI_RxL_FLITS.DATA",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x8", "UMask": "0x8",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : Idle : Shows legal flit time (hides impact of L0p and L0c).", "BriefDescription": "Valid Flits Received : Idle : Shows legal flit time (hides impact of L0p and L0c).",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.IDLE", "EventName": "UNC_UPI_RxL_FLITS.IDLE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x47", "UMask": "0x47",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2", "BriefDescription": "Valid Flits Received : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.LLCRD", "EventName": "UNC_UPI_RxL_FLITS.LLCRD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "UMask": "0x10",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet. Enables counting of slot 0 LLCTRL messages.", "BriefDescription": "Valid Flits Received : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet. Enables counting of slot 0 LLCTRL messages.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.LLCTRL", "EventName": "UNC_UPI_RxL_FLITS.LLCTRL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x40", "UMask": "0x40",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : All Non Data : Shows legal flit time (hides impact of L0p and L0c).", "BriefDescription": "Valid Flits Received : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.NON_DATA", "EventName": "UNC_UPI_RxL_FLITS.NON_DATA",
"PerPkg": "1", "PerPkg": "1",
...@@ -899,222 +1088,277 @@ ...@@ -899,222 +1088,277 @@
}, },
{ {
"BriefDescription": "Valid Flits Received : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.", "BriefDescription": "Valid Flits Received : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.NULL", "EventName": "UNC_UPI_RxL_FLITS.NULL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x20", "UMask": "0x20",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)", "BriefDescription": "Valid Flits Received : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.PROTHDR", "EventName": "UNC_UPI_RxL_FLITS.PROTHDR",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x80", "UMask": "0x80",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.", "BriefDescription": "Valid Flits Received : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.SLOT0", "EventName": "UNC_UPI_RxL_FLITS.SLOT0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.", "BriefDescription": "Valid Flits Received : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.SLOT1", "EventName": "UNC_UPI_RxL_FLITS.SLOT1",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Received : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.", "BriefDescription": "Valid Flits Received : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_UPI_RxL_FLITS.SLOT2", "EventName": "UNC_UPI_RxL_FLITS.SLOT2",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "RxQ Flit Buffer Allocations : Slot 0 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", "BriefDescription": "RxQ Flit Buffer Allocations : Slot 0 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
"Counter": "0,1,2,3",
"EventCode": "0x30", "EventCode": "0x30",
"EventName": "UNC_UPI_RxL_INSERTS.SLOT0", "EventName": "UNC_UPI_RxL_INSERTS.SLOT0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "RxQ Flit Buffer Allocations : Slot 1 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", "BriefDescription": "RxQ Flit Buffer Allocations : Slot 1 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
"Counter": "0,1,2,3",
"EventCode": "0x30", "EventCode": "0x30",
"EventName": "UNC_UPI_RxL_INSERTS.SLOT1", "EventName": "UNC_UPI_RxL_INSERTS.SLOT1",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "RxQ Flit Buffer Allocations : Slot 2 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", "BriefDescription": "RxQ Flit Buffer Allocations : Slot 2 : Number of allocations into the UPI Rx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
"Counter": "0,1,2,3",
"EventCode": "0x30", "EventCode": "0x30",
"EventName": "UNC_UPI_RxL_INSERTS.SLOT2", "EventName": "UNC_UPI_RxL_INSERTS.SLOT2",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "RxQ Occupancy - All Packets : Slot 0", "BriefDescription": "RxQ Occupancy - All Packets : Slot 0",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT0", "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "RxQ Occupancy - All Packets : Slot 1", "BriefDescription": "RxQ Occupancy - All Packets : Slot 1",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT1", "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT1",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "RxQ Occupancy - All Packets : Slot 2", "BriefDescription": "RxQ Occupancy - All Packets : Slot 2",
"Counter": "0,1,2,3",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT2", "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT2",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass", "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xe", "UMask": "0xe",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass, Match Opcode", "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB_OPC", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10e", "UMask": "0x10e",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard", "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf", "UMask": "0xf",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard, Match Opcode", "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS_OPC", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10f", "UMask": "0x10f",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Request", "BriefDescription": "Matches on Transmit path of a UPI Port : Request",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.REQ", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.REQ",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x8", "UMask": "0x8",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Request, Match Opcode", "BriefDescription": "Matches on Transmit path of a UPI Port : Request, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.REQ_OPC", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.REQ_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x108", "UMask": "0x108",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Response - Conflict", "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Conflict",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSPCNFLT", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSPCNFLT",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1aa", "UMask": "0x1aa",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Response - Invalid", "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Invalid",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSPI", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSPI",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x12a", "UMask": "0x12a",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Response - Data", "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Data",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xc", "UMask": "0xc",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Response - Data, Match Opcode", "BriefDescription": "Matches on Transmit path of a UPI Port : Response - Data, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA_OPC", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_DATA_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10c", "UMask": "0x10c",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Response - No Data", "BriefDescription": "Matches on Transmit path of a UPI Port : Response - No Data",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xa", "UMask": "0xa",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Response - No Data, Match Opcode", "BriefDescription": "Matches on Transmit path of a UPI Port : Response - No Data, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA_OPC", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.RSP_NODATA_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10a", "UMask": "0x10a",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Snoop", "BriefDescription": "Matches on Transmit path of a UPI Port : Snoop",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.SNP", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.SNP",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x9", "UMask": "0x9",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Snoop, Match Opcode", "BriefDescription": "Matches on Transmit path of a UPI Port : Snoop, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.SNP_OPC", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.SNP_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x109", "UMask": "0x109",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Writeback", "BriefDescription": "Matches on Transmit path of a UPI Port : Writeback",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.WB", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.WB",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xd", "UMask": "0xd",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Matches on Transmit path of a UPI Port : Writeback, Match Opcode", "BriefDescription": "Matches on Transmit path of a UPI Port : Writeback, Match Opcode",
"Counter": "0,1,2,3",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.WB_OPC", "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.WB_OPC",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10d", "UMask": "0x10d",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : All Data : Counts number of data flits across this UPI link.", "BriefDescription": "Valid Flits Sent : All Data : Counts number of data flits across this UPI link.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.ALL_DATA", "EventName": "UNC_UPI_TxL_FLITS.ALL_DATA",
"PerPkg": "1", "PerPkg": "1",
...@@ -1123,6 +1367,7 @@ ...@@ -1123,6 +1367,7 @@
}, },
{ {
"BriefDescription": "All Null Flits", "BriefDescription": "All Null Flits",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.ALL_NULL", "EventName": "UNC_UPI_TxL_FLITS.ALL_NULL",
"PerPkg": "1", "PerPkg": "1",
...@@ -1132,14 +1377,17 @@ ...@@ -1132,14 +1377,17 @@
}, },
{ {
"BriefDescription": "Valid Flits Sent : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..", "BriefDescription": "Valid Flits Sent : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.DATA", "EventName": "UNC_UPI_TxL_FLITS.DATA",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x8", "UMask": "0x8",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : Idle : Shows legal flit time (hides impact of L0p and L0c).", "BriefDescription": "Valid Flits Sent : Idle : Shows legal flit time (hides impact of L0p and L0c).",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.IDLE", "EventName": "UNC_UPI_TxL_FLITS.IDLE",
"PerPkg": "1", "PerPkg": "1",
...@@ -1148,22 +1396,27 @@ ...@@ -1148,22 +1396,27 @@
}, },
{ {
"BriefDescription": "Valid Flits Sent : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2", "BriefDescription": "Valid Flits Sent : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.LLCRD", "EventName": "UNC_UPI_TxL_FLITS.LLCRD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "UMask": "0x10",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet. Enables counting of slot 0 LLCTRL messages.", "BriefDescription": "Valid Flits Sent : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet. Enables counting of slot 0 LLCTRL messages.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.LLCTRL", "EventName": "UNC_UPI_TxL_FLITS.LLCTRL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x40", "UMask": "0x40",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : All Non Data : Shows legal flit time (hides impact of L0p and L0c).", "BriefDescription": "Valid Flits Sent : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.NON_DATA", "EventName": "UNC_UPI_TxL_FLITS.NON_DATA",
"PerPkg": "1", "PerPkg": "1",
...@@ -1173,55 +1426,69 @@ ...@@ -1173,55 +1426,69 @@
}, },
{ {
"BriefDescription": "Valid Flits Sent : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.", "BriefDescription": "Valid Flits Sent : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.NULL", "EventName": "UNC_UPI_TxL_FLITS.NULL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x20", "UMask": "0x20",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)", "BriefDescription": "Valid Flits Sent : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.PROTHDR", "EventName": "UNC_UPI_TxL_FLITS.PROTHDR",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x80", "UMask": "0x80",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.", "BriefDescription": "Valid Flits Sent : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.SLOT0", "EventName": "UNC_UPI_TxL_FLITS.SLOT0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1", "UMask": "0x1",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.", "BriefDescription": "Valid Flits Sent : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.SLOT1", "EventName": "UNC_UPI_TxL_FLITS.SLOT1",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x2", "UMask": "0x2",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Valid Flits Sent : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.", "BriefDescription": "Valid Flits Sent : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_UPI_TxL_FLITS.SLOT2", "EventName": "UNC_UPI_TxL_FLITS.SLOT2",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x4", "UMask": "0x4",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Tx Flit Buffer Allocations : Number of allocations into the UPI Tx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.", "BriefDescription": "Tx Flit Buffer Allocations : Number of allocations into the UPI Tx Flit Buffer. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_UPI_TxL_INSERTS", "EventName": "UNC_UPI_TxL_INSERTS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"Unit": "UPI" "Unit": "UPI"
}, },
{ {
"BriefDescription": "Tx Flit Buffer Occupancy : Accumulates the number of flits in the TxQ. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.", "BriefDescription": "Tx Flit Buffer Occupancy : Accumulates the number of flits in the TxQ. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.",
"Counter": "0,1,2,3",
"EventCode": "0x42", "EventCode": "0x42",
"EventName": "UNC_UPI_TxL_OCCUPANCY", "EventName": "UNC_UPI_TxL_OCCUPANCY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"Unit": "UPI" "Unit": "UPI"
} }
......
tools/perf/pmu-events/arch/x86/sierraforest/uncore-io.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "IIO Clockticks", "BriefDescription": "IIO Clockticks",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_IIO_CLOCKTICKS", "EventName": "UNC_IIO_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -9,8 +10,10 @@ ...@@ -9,8 +10,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -19,8 +22,10 @@ ...@@ -19,8 +22,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x001", "PortMask": "0x001",
...@@ -29,8 +34,10 @@ ...@@ -29,8 +34,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x002", "PortMask": "0x002",
...@@ -39,8 +46,10 @@ ...@@ -39,8 +46,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x004", "PortMask": "0x004",
...@@ -49,8 +58,10 @@ ...@@ -49,8 +58,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x008", "PortMask": "0x008",
...@@ -59,8 +70,10 @@ ...@@ -59,8 +70,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x010", "PortMask": "0x010",
...@@ -69,8 +82,10 @@ ...@@ -69,8 +82,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x020", "PortMask": "0x020",
...@@ -79,8 +94,10 @@ ...@@ -79,8 +94,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x040", "PortMask": "0x040",
...@@ -89,8 +106,10 @@ ...@@ -89,8 +106,10 @@
}, },
{ {
"BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.", "BriefDescription": "PCIE Completion Buffer Inserts. Counts once per 64 byte read issued from this PCIE device.",
"Counter": "0,1,2,3",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7", "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x080", "PortMask": "0x080",
...@@ -99,8 +118,10 @@ ...@@ -99,8 +118,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -109,8 +130,10 @@ ...@@ -109,8 +130,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x001", "PortMask": "0x001",
...@@ -119,8 +142,10 @@ ...@@ -119,8 +142,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x002", "PortMask": "0x002",
...@@ -129,8 +154,10 @@ ...@@ -129,8 +154,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x004", "PortMask": "0x004",
...@@ -139,8 +166,10 @@ ...@@ -139,8 +166,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x008", "PortMask": "0x008",
...@@ -149,8 +178,10 @@ ...@@ -149,8 +178,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART4", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART4",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x010", "PortMask": "0x010",
...@@ -159,8 +190,10 @@ ...@@ -159,8 +190,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART5", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART5",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x020", "PortMask": "0x020",
...@@ -169,8 +202,10 @@ ...@@ -169,8 +202,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART6", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART6",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x040", "PortMask": "0x040",
...@@ -179,8 +214,10 @@ ...@@ -179,8 +214,10 @@
}, },
{ {
"BriefDescription": "Count of allocations in the completion buffer", "BriefDescription": "Count of allocations in the completion buffer",
"Counter": "2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART7", "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART7",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x080", "PortMask": "0x080",
...@@ -189,8 +226,10 @@ ...@@ -189,8 +226,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.ALL_PARTS", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.ALL_PARTS",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -199,8 +238,10 @@ ...@@ -199,8 +238,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x001", "PortMask": "0x001",
...@@ -209,8 +250,10 @@ ...@@ -209,8 +250,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x002", "PortMask": "0x002",
...@@ -219,8 +262,10 @@ ...@@ -219,8 +262,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x004", "PortMask": "0x004",
...@@ -229,8 +274,10 @@ ...@@ -229,8 +274,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x008", "PortMask": "0x008",
...@@ -239,8 +286,10 @@ ...@@ -239,8 +286,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x010", "PortMask": "0x010",
...@@ -249,8 +298,10 @@ ...@@ -249,8 +298,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x020", "PortMask": "0x020",
...@@ -259,8 +310,10 @@ ...@@ -259,8 +310,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x040", "PortMask": "0x040",
...@@ -269,8 +322,10 @@ ...@@ -269,8 +322,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM", "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x080", "PortMask": "0x080",
...@@ -279,8 +334,10 @@ ...@@ -279,8 +334,10 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.ALL_PARTS", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.ALL_PARTS",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -289,6 +346,7 @@ ...@@ -289,6 +346,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -299,6 +357,7 @@ ...@@ -299,6 +357,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -309,6 +368,7 @@ ...@@ -309,6 +368,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -319,6 +379,7 @@ ...@@ -319,6 +379,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -329,6 +390,7 @@ ...@@ -329,6 +390,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -339,6 +401,7 @@ ...@@ -339,6 +401,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -349,6 +412,7 @@ ...@@ -349,6 +412,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -359,6 +423,7 @@ ...@@ -359,6 +423,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -369,6 +434,7 @@ ...@@ -369,6 +434,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Another card (different IIO stack) reading from this card.", "BriefDescription": "Data requested by the CPU : Another card (different IIO stack) reading from this card.",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.ALL_PARTS", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -379,6 +445,7 @@ ...@@ -379,6 +445,7 @@
}, },
{ {
"BriefDescription": "Data requested by the CPU : Another card (different IIO stack) writing to this card.", "BriefDescription": "Data requested by the CPU : Another card (different IIO stack) writing to this card.",
"Counter": "2,3",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.ALL_PARTS", "EventName": "UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -389,6 +456,7 @@ ...@@ -389,6 +456,7 @@
}, },
{ {
"BriefDescription": "Counts once for every 4 bytes read from this card to memory. This event does include reads to IO.", "BriefDescription": "Counts once for every 4 bytes read from this card to memory. This event does include reads to IO.",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.ALL_PARTS", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -399,6 +467,7 @@ ...@@ -399,6 +467,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -409,6 +478,7 @@ ...@@ -409,6 +478,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -419,6 +489,7 @@ ...@@ -419,6 +489,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -429,6 +500,7 @@ ...@@ -429,6 +500,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -439,6 +511,7 @@ ...@@ -439,6 +511,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -449,6 +522,7 @@ ...@@ -449,6 +522,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -459,6 +533,7 @@ ...@@ -459,6 +533,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -469,6 +544,7 @@ ...@@ -469,6 +544,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card reading from DRAM", "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -479,6 +555,7 @@ ...@@ -479,6 +555,7 @@
}, },
{ {
"BriefDescription": "Counts once for every 4 bytes written from this card to memory. This event does include writes to IO.", "BriefDescription": "Counts once for every 4 bytes written from this card to memory. This event does include writes to IO.",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.ALL_PARTS", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -489,6 +566,7 @@ ...@@ -489,6 +566,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -499,6 +577,7 @@ ...@@ -499,6 +577,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -509,6 +588,7 @@ ...@@ -509,6 +588,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -519,6 +599,7 @@ ...@@ -519,6 +599,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -529,6 +610,7 @@ ...@@ -529,6 +610,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -539,6 +621,7 @@ ...@@ -539,6 +621,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -549,6 +632,7 @@ ...@@ -549,6 +632,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -559,6 +643,7 @@ ...@@ -559,6 +643,7 @@
}, },
{ {
"BriefDescription": "Four byte data request of the CPU : Card writing to DRAM", "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -569,8 +654,10 @@ ...@@ -569,8 +654,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART0", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART0",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x001", "PortMask": "0x001",
...@@ -579,8 +666,10 @@ ...@@ -579,8 +666,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART1", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART1",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x002", "PortMask": "0x002",
...@@ -589,8 +678,10 @@ ...@@ -589,8 +678,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART2", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART2",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x004", "PortMask": "0x004",
...@@ -599,8 +690,10 @@ ...@@ -599,8 +690,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART3", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART3",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x008", "PortMask": "0x008",
...@@ -609,8 +702,10 @@ ...@@ -609,8 +702,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART4", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART4",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x010", "PortMask": "0x010",
...@@ -619,8 +714,10 @@ ...@@ -619,8 +714,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART5", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART5",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x020", "PortMask": "0x020",
...@@ -629,8 +726,10 @@ ...@@ -629,8 +726,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART6", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART6",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x040", "PortMask": "0x040",
...@@ -639,8 +738,10 @@ ...@@ -639,8 +738,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART7", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_READ.PART7",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x080", "PortMask": "0x080",
...@@ -649,8 +750,10 @@ ...@@ -649,8 +750,10 @@
}, },
{ {
"BriefDescription": "Counts once for every 4 bytes written from this card to a peer device's IO space.", "BriefDescription": "Counts once for every 4 bytes written from this card to a peer device's IO space.",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.ALL_PARTS", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.ALL_PARTS",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -659,8 +762,10 @@ ...@@ -659,8 +762,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x001", "PortMask": "0x001",
...@@ -669,8 +774,10 @@ ...@@ -669,8 +774,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x002", "PortMask": "0x002",
...@@ -679,8 +786,10 @@ ...@@ -679,8 +786,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x004", "PortMask": "0x004",
...@@ -689,8 +798,10 @@ ...@@ -689,8 +798,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x008", "PortMask": "0x008",
...@@ -699,8 +810,10 @@ ...@@ -699,8 +810,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART4", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART4",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x010", "PortMask": "0x010",
...@@ -709,8 +822,10 @@ ...@@ -709,8 +822,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART5", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART5",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x020", "PortMask": "0x020",
...@@ -719,8 +834,10 @@ ...@@ -719,8 +834,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART6", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART6",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x040", "PortMask": "0x040",
...@@ -729,8 +846,10 @@ ...@@ -729,8 +846,10 @@
}, },
{ {
"BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART7", "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART7",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x080", "PortMask": "0x080",
...@@ -739,8 +858,10 @@ ...@@ -739,8 +858,10 @@
}, },
{ {
"BriefDescription": "IOTLB Hits to a 1G Page", "BriefDescription": "IOTLB Hits to a 1G Page",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.1G_HITS", "EventName": "UNC_IIO_IOMMU0.1G_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x10", "UMask": "0x10",
...@@ -748,8 +869,10 @@ ...@@ -748,8 +869,10 @@
}, },
{ {
"BriefDescription": "IOTLB Hits to a 2M Page", "BriefDescription": "IOTLB Hits to a 2M Page",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.2M_HITS", "EventName": "UNC_IIO_IOMMU0.2M_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x8", "UMask": "0x8",
...@@ -757,8 +880,10 @@ ...@@ -757,8 +880,10 @@
}, },
{ {
"BriefDescription": "IOTLB Hits to a 4K Page", "BriefDescription": "IOTLB Hits to a 4K Page",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.4K_HITS", "EventName": "UNC_IIO_IOMMU0.4K_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x4", "UMask": "0x4",
...@@ -766,8 +891,10 @@ ...@@ -766,8 +891,10 @@
}, },
{ {
"BriefDescription": "IOTLB lookups all", "BriefDescription": "IOTLB lookups all",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.ALL_LOOKUPS", "EventName": "UNC_IIO_IOMMU0.ALL_LOOKUPS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x2", "UMask": "0x2",
...@@ -775,8 +902,10 @@ ...@@ -775,8 +902,10 @@
}, },
{ {
"BriefDescription": "Context cache hits", "BriefDescription": "Context cache hits",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_HITS", "EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x80", "UMask": "0x80",
...@@ -784,8 +913,10 @@ ...@@ -784,8 +913,10 @@
}, },
{ {
"BriefDescription": "Context cache lookups", "BriefDescription": "Context cache lookups",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_LOOKUPS", "EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_LOOKUPS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x40", "UMask": "0x40",
...@@ -793,8 +924,10 @@ ...@@ -793,8 +924,10 @@
}, },
{ {
"BriefDescription": "IOTLB lookups first", "BriefDescription": "IOTLB lookups first",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.FIRST_LOOKUPS", "EventName": "UNC_IIO_IOMMU0.FIRST_LOOKUPS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x1", "UMask": "0x1",
...@@ -802,8 +935,10 @@ ...@@ -802,8 +935,10 @@
}, },
{ {
"BriefDescription": "IOTLB Fills (same as IOTLB miss)", "BriefDescription": "IOTLB Fills (same as IOTLB miss)",
"Counter": "0,1,2,3",
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "UNC_IIO_IOMMU0.MISSES", "EventName": "UNC_IIO_IOMMU0.MISSES",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x20", "UMask": "0x20",
...@@ -811,8 +946,10 @@ ...@@ -811,8 +946,10 @@
}, },
{ {
"BriefDescription": "IOMMU memory access (both low and high priority)", "BriefDescription": "IOMMU memory access (both low and high priority)",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES", "EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0xc0", "UMask": "0xc0",
...@@ -820,8 +957,10 @@ ...@@ -820,8 +957,10 @@
}, },
{ {
"BriefDescription": "IOMMU high priority memory access", "BriefDescription": "IOMMU high priority memory access",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES_HIGH", "EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES_HIGH",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x80", "UMask": "0x80",
...@@ -829,8 +968,10 @@ ...@@ -829,8 +968,10 @@
}, },
{ {
"BriefDescription": "IOMMU low priority memory access", "BriefDescription": "IOMMU low priority memory access",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES_LOW", "EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES_LOW",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x40", "UMask": "0x40",
...@@ -838,8 +979,10 @@ ...@@ -838,8 +979,10 @@
}, },
{ {
"BriefDescription": "Second Level Page Walk Cache Hit to a 1G page", "BriefDescription": "Second Level Page Walk Cache Hit to a 1G page",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.SLPWC_1G_HITS", "EventName": "UNC_IIO_IOMMU1.SLPWC_1G_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x4", "UMask": "0x4",
...@@ -847,8 +990,10 @@ ...@@ -847,8 +990,10 @@
}, },
{ {
"BriefDescription": "Second Level Page Walk Cache Hit to a 256T page", "BriefDescription": "Second Level Page Walk Cache Hit to a 256T page",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.SLPWC_256T_HITS", "EventName": "UNC_IIO_IOMMU1.SLPWC_256T_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x10", "UMask": "0x10",
...@@ -856,8 +1001,10 @@ ...@@ -856,8 +1001,10 @@
}, },
{ {
"BriefDescription": "Second Level Page Walk Cache Hit to a 2M page", "BriefDescription": "Second Level Page Walk Cache Hit to a 2M page",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.SLPWC_2M_HITS", "EventName": "UNC_IIO_IOMMU1.SLPWC_2M_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x2", "UMask": "0x2",
...@@ -865,8 +1012,10 @@ ...@@ -865,8 +1012,10 @@
}, },
{ {
"BriefDescription": "Second Level Page Walk Cache Hit to a 512G page", "BriefDescription": "Second Level Page Walk Cache Hit to a 512G page",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.SLPWC_512G_HITS", "EventName": "UNC_IIO_IOMMU1.SLPWC_512G_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x8", "UMask": "0x8",
...@@ -874,8 +1023,10 @@ ...@@ -874,8 +1023,10 @@
}, },
{ {
"BriefDescription": "Second Level Page Walk Cache fill", "BriefDescription": "Second Level Page Walk Cache fill",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.SLPWC_CACHE_FILLS", "EventName": "UNC_IIO_IOMMU1.SLPWC_CACHE_FILLS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x20", "UMask": "0x20",
...@@ -883,8 +1034,10 @@ ...@@ -883,8 +1034,10 @@
}, },
{ {
"BriefDescription": "Second Level Page Walk Cache lookup", "BriefDescription": "Second Level Page Walk Cache lookup",
"Counter": "0,1,2,3",
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "UNC_IIO_IOMMU1.SLPWC_CACHE_LOOKUPS", "EventName": "UNC_IIO_IOMMU1.SLPWC_CACHE_LOOKUPS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x1", "UMask": "0x1",
...@@ -892,8 +1045,10 @@ ...@@ -892,8 +1045,10 @@
}, },
{ {
"BriefDescription": "Cycles PWT full", "BriefDescription": "Cycles PWT full",
"Counter": "0,1,2,3",
"EventCode": "0x43", "EventCode": "0x43",
"EventName": "UNC_IIO_IOMMU3.CYC_PWT_FULL", "EventName": "UNC_IIO_IOMMU3.CYC_PWT_FULL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x2", "UMask": "0x2",
...@@ -901,8 +1056,10 @@ ...@@ -901,8 +1056,10 @@
}, },
{ {
"BriefDescription": "Interrupt Entry cache hit", "BriefDescription": "Interrupt Entry cache hit",
"Counter": "0,1,2,3",
"EventCode": "0x43", "EventCode": "0x43",
"EventName": "UNC_IIO_IOMMU3.INT_CACHE_HITS", "EventName": "UNC_IIO_IOMMU3.INT_CACHE_HITS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x80", "UMask": "0x80",
...@@ -910,8 +1067,10 @@ ...@@ -910,8 +1067,10 @@
}, },
{ {
"BriefDescription": "Interrupt Entry cache lookup", "BriefDescription": "Interrupt Entry cache lookup",
"Counter": "0,1,2,3",
"EventCode": "0x43", "EventCode": "0x43",
"EventName": "UNC_IIO_IOMMU3.INT_CACHE_LOOKUPS", "EventName": "UNC_IIO_IOMMU3.INT_CACHE_LOOKUPS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x40", "UMask": "0x40",
...@@ -919,8 +1078,10 @@ ...@@ -919,8 +1078,10 @@
}, },
{ {
"BriefDescription": "Context Cache invalidation events", "BriefDescription": "Context Cache invalidation events",
"Counter": "0,1,2,3",
"EventCode": "0x43", "EventCode": "0x43",
"EventName": "UNC_IIO_IOMMU3.NUM_INVAL_CTXT_CACHE", "EventName": "UNC_IIO_IOMMU3.NUM_INVAL_CTXT_CACHE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x8", "UMask": "0x8",
...@@ -928,8 +1089,10 @@ ...@@ -928,8 +1089,10 @@
}, },
{ {
"BriefDescription": "Interrupt Entry Cache invalidation events", "BriefDescription": "Interrupt Entry Cache invalidation events",
"Counter": "0,1,2,3",
"EventCode": "0x43", "EventCode": "0x43",
"EventName": "UNC_IIO_IOMMU3.NUM_INVAL_INT_CACHE", "EventName": "UNC_IIO_IOMMU3.NUM_INVAL_INT_CACHE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x20", "UMask": "0x20",
...@@ -937,8 +1100,10 @@ ...@@ -937,8 +1100,10 @@
}, },
{ {
"BriefDescription": "IOTLB invalidation events", "BriefDescription": "IOTLB invalidation events",
"Counter": "0,1,2,3",
"EventCode": "0x43", "EventCode": "0x43",
"EventName": "UNC_IIO_IOMMU3.NUM_INVAL_IOTLB", "EventName": "UNC_IIO_IOMMU3.NUM_INVAL_IOTLB",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x4", "UMask": "0x4",
...@@ -946,8 +1111,10 @@ ...@@ -946,8 +1111,10 @@
}, },
{ {
"BriefDescription": "PASID Cache invalidation events", "BriefDescription": "PASID Cache invalidation events",
"Counter": "0,1,2,3",
"EventCode": "0x43", "EventCode": "0x43",
"EventName": "UNC_IIO_IOMMU3.NUM_INVAL_PASID_CACHE", "EventName": "UNC_IIO_IOMMU3.NUM_INVAL_PASID_CACHE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"UMask": "0x10", "UMask": "0x10",
...@@ -955,8 +1122,10 @@ ...@@ -955,8 +1122,10 @@
}, },
{ {
"BriefDescription": "Occupancy of outbound request queue : To device : Counts number of outbound requests/completions IIO is currently processing", "BriefDescription": "Occupancy of outbound request queue : To device : Counts number of outbound requests/completions IIO is currently processing",
"Counter": "2,3",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "UNC_IIO_NUM_OUSTANDING_REQ_FROM_CPU.TO_IO", "EventName": "UNC_IIO_NUM_OUSTANDING_REQ_FROM_CPU.TO_IO",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -965,8 +1134,10 @@ ...@@ -965,8 +1134,10 @@
}, },
{ {
"BriefDescription": "Passing data to be written", "BriefDescription": "Passing data to be written",
"Counter": "0,1,2,3",
"EventCode": "0x88", "EventCode": "0x88",
"EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.DATA", "EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.DATA",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -975,8 +1146,10 @@ ...@@ -975,8 +1146,10 @@
}, },
{ {
"BriefDescription": "Issuing final read or write of line", "BriefDescription": "Issuing final read or write of line",
"Counter": "0,1,2,3",
"EventCode": "0x88", "EventCode": "0x88",
"EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.FINAL_RD_WR", "EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.FINAL_RD_WR",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -985,8 +1158,10 @@ ...@@ -985,8 +1158,10 @@
}, },
{ {
"BriefDescription": "Processing response from IOMMU", "BriefDescription": "Processing response from IOMMU",
"Counter": "0,1,2,3",
"EventCode": "0x88", "EventCode": "0x88",
"EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.IOMMU_HIT", "EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.IOMMU_HIT",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -995,8 +1170,10 @@ ...@@ -995,8 +1170,10 @@
}, },
{ {
"BriefDescription": "Issuing to IOMMU", "BriefDescription": "Issuing to IOMMU",
"Counter": "0,1,2,3",
"EventCode": "0x88", "EventCode": "0x88",
"EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.IOMMU_REQ", "EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.IOMMU_REQ",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1005,8 +1182,10 @@ ...@@ -1005,8 +1182,10 @@
}, },
{ {
"BriefDescription": "Request Ownership", "BriefDescription": "Request Ownership",
"Counter": "0,1,2,3",
"EventCode": "0x88", "EventCode": "0x88",
"EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.REQ_OWN", "EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.REQ_OWN",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1015,8 +1194,10 @@ ...@@ -1015,8 +1194,10 @@
}, },
{ {
"BriefDescription": "Writing line", "BriefDescription": "Writing line",
"Counter": "0,1,2,3",
"EventCode": "0x88", "EventCode": "0x88",
"EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.WR", "EventName": "UNC_IIO_NUM_OUTSTANDING_REQ_OF_CPU.WR",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1025,8 +1206,10 @@ ...@@ -1025,8 +1206,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.ABORT", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.ABORT",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1035,8 +1218,10 @@ ...@@ -1035,8 +1218,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.CONFINED_P2P", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.CONFINED_P2P",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1045,8 +1230,10 @@ ...@@ -1045,8 +1230,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.LOC_P2P", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.LOC_P2P",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1055,8 +1242,10 @@ ...@@ -1055,8 +1242,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MCAST", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MCAST",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1065,8 +1254,10 @@ ...@@ -1065,8 +1254,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MEM", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MEM",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1075,8 +1266,10 @@ ...@@ -1075,8 +1266,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MSGB", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MSGB",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1085,8 +1278,10 @@ ...@@ -1085,8 +1278,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.REM_P2P", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.REM_P2P",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1095,8 +1290,10 @@ ...@@ -1095,8 +1290,10 @@
}, },
{ {
"BriefDescription": "-", "BriefDescription": "-",
"Counter": "0,1,2,3",
"EventCode": "0x8e", "EventCode": "0x8e",
"EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX", "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x0FF", "PortMask": "0x0FF",
...@@ -1105,14 +1302,17 @@ ...@@ -1105,14 +1302,17 @@
}, },
{ {
"BriefDescription": "All 9 bits of Page Walk Tracker Occupancy", "BriefDescription": "All 9 bits of Page Walk Tracker Occupancy",
"Counter": "0,1,2,3",
"EventCode": "0x42", "EventCode": "0x42",
"EventName": "UNC_IIO_PWT_OCCUPANCY", "EventName": "UNC_IIO_PWT_OCCUPANCY",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x000", "PortMask": "0x000",
"Unit": "IIO" "Unit": "IIO"
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.ALL_PARTS", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1123,6 +1323,7 @@ ...@@ -1123,6 +1323,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1133,6 +1334,7 @@ ...@@ -1133,6 +1334,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1143,6 +1345,7 @@ ...@@ -1143,6 +1345,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1153,6 +1356,7 @@ ...@@ -1153,6 +1356,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1163,6 +1367,7 @@ ...@@ -1163,6 +1367,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1173,6 +1378,7 @@ ...@@ -1173,6 +1378,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1183,6 +1389,7 @@ ...@@ -1183,6 +1389,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1193,6 +1400,7 @@ ...@@ -1193,6 +1400,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1203,6 +1411,7 @@ ...@@ -1203,6 +1411,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.ALL_PARTS", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1213,6 +1422,7 @@ ...@@ -1213,6 +1422,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1223,6 +1433,7 @@ ...@@ -1223,6 +1433,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1233,6 +1444,7 @@ ...@@ -1233,6 +1444,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1243,6 +1455,7 @@ ...@@ -1243,6 +1455,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1253,6 +1466,7 @@ ...@@ -1253,6 +1466,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1263,6 +1477,7 @@ ...@@ -1263,6 +1477,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1273,6 +1488,7 @@ ...@@ -1273,6 +1488,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1283,6 +1499,7 @@ ...@@ -1283,6 +1499,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space", "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1293,6 +1510,7 @@ ...@@ -1293,6 +1510,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.", "BriefDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.ALL_PARTS", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1303,6 +1521,7 @@ ...@@ -1303,6 +1521,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.", "BriefDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.",
"Counter": "2,3",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.ALL_PARTS", "EventName": "UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.ALL_PARTS",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1313,6 +1532,7 @@ ...@@ -1313,6 +1532,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1323,6 +1543,7 @@ ...@@ -1323,6 +1543,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1333,6 +1554,7 @@ ...@@ -1333,6 +1554,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1343,6 +1565,7 @@ ...@@ -1343,6 +1565,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1353,6 +1576,7 @@ ...@@ -1353,6 +1576,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1363,6 +1587,7 @@ ...@@ -1363,6 +1587,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1373,6 +1598,7 @@ ...@@ -1373,6 +1598,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1383,6 +1609,7 @@ ...@@ -1383,6 +1609,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1393,6 +1620,7 @@ ...@@ -1393,6 +1620,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1403,6 +1631,7 @@ ...@@ -1403,6 +1631,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1413,6 +1642,7 @@ ...@@ -1413,6 +1642,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1423,6 +1653,7 @@ ...@@ -1423,6 +1653,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1433,6 +1664,7 @@ ...@@ -1433,6 +1664,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1443,6 +1675,7 @@ ...@@ -1443,6 +1675,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1453,6 +1686,7 @@ ...@@ -1453,6 +1686,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1463,6 +1697,7 @@ ...@@ -1463,6 +1697,7 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM", "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7",
"FCMask": "0x07", "FCMask": "0x07",
...@@ -1473,8 +1708,10 @@ ...@@ -1473,8 +1708,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART0", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART0",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x001", "PortMask": "0x001",
...@@ -1483,8 +1720,10 @@ ...@@ -1483,8 +1720,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART1", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART1",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x002", "PortMask": "0x002",
...@@ -1493,8 +1732,10 @@ ...@@ -1493,8 +1732,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART2", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART2",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x004", "PortMask": "0x004",
...@@ -1503,8 +1744,10 @@ ...@@ -1503,8 +1744,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART3", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART3",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x008", "PortMask": "0x008",
...@@ -1513,8 +1756,10 @@ ...@@ -1513,8 +1756,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART4", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART4",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x010", "PortMask": "0x010",
...@@ -1523,8 +1768,10 @@ ...@@ -1523,8 +1768,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART5", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART5",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x020", "PortMask": "0x020",
...@@ -1533,8 +1780,10 @@ ...@@ -1533,8 +1780,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART6", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART6",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x040", "PortMask": "0x040",
...@@ -1543,8 +1792,10 @@ ...@@ -1543,8 +1792,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card reading from another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART7", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_READ.PART7",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x080", "PortMask": "0x080",
...@@ -1553,8 +1804,10 @@ ...@@ -1553,8 +1804,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x001", "PortMask": "0x001",
...@@ -1563,8 +1816,10 @@ ...@@ -1563,8 +1816,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x002", "PortMask": "0x002",
...@@ -1573,8 +1828,10 @@ ...@@ -1573,8 +1828,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x004", "PortMask": "0x004",
...@@ -1583,8 +1840,10 @@ ...@@ -1583,8 +1840,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x008", "PortMask": "0x008",
...@@ -1593,8 +1852,10 @@ ...@@ -1593,8 +1852,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART4", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART4",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x010", "PortMask": "0x010",
...@@ -1603,8 +1864,10 @@ ...@@ -1603,8 +1864,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART5", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART5",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x020", "PortMask": "0x020",
...@@ -1613,8 +1876,10 @@ ...@@ -1613,8 +1876,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART6", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART6",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x040", "PortMask": "0x040",
...@@ -1623,8 +1888,10 @@ ...@@ -1623,8 +1888,10 @@
}, },
{ {
"BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)", "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
"Counter": "0,1",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART7", "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART7",
"Experimental": "1",
"FCMask": "0x07", "FCMask": "0x07",
"PerPkg": "1", "PerPkg": "1",
"PortMask": "0x080", "PortMask": "0x080",
......
tools/perf/pmu-events/arch/x86/sierraforest/uncore-memory.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", "BriefDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_M_ACT_COUNT.ALL", "EventName": "UNC_M_ACT_COUNT.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -9,30 +10,37 @@ ...@@ -9,30 +10,37 @@
}, },
{ {
"BriefDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", "BriefDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_M_ACT_COUNT.RD", "EventName": "UNC_M_ACT_COUNT.RD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf1", "UMask": "0xf1",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", "BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_M_ACT_COUNT.UFILL", "EventName": "UNC_M_ACT_COUNT.UFILL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf4", "UMask": "0xf4",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", "BriefDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
"Counter": "0,1,2,3",
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "UNC_M_ACT_COUNT.WR", "EventName": "UNC_M_ACT_COUNT.WR",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf2", "UMask": "0xf2",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "CAS count for SubChannel 0, all CAS operations", "BriefDescription": "CAS count for SubChannel 0, all CAS operations",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_M_CAS_COUNT_SCH0.ALL", "EventName": "UNC_M_CAS_COUNT_SCH0.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -41,6 +49,7 @@ ...@@ -41,6 +49,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 0, all reads", "BriefDescription": "CAS count for SubChannel 0, all reads",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_M_CAS_COUNT_SCH0.RD", "EventName": "UNC_M_CAS_COUNT_SCH0.RD",
"PerPkg": "1", "PerPkg": "1",
...@@ -49,6 +58,7 @@ ...@@ -49,6 +58,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 0 regular reads", "BriefDescription": "CAS count for SubChannel 0 regular reads",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_M_CAS_COUNT_SCH0.RD_REG", "EventName": "UNC_M_CAS_COUNT_SCH0.RD_REG",
"PerPkg": "1", "PerPkg": "1",
...@@ -57,6 +67,7 @@ ...@@ -57,6 +67,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 0 underfill reads", "BriefDescription": "CAS count for SubChannel 0 underfill reads",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_M_CAS_COUNT_SCH0.RD_UNDERFILL", "EventName": "UNC_M_CAS_COUNT_SCH0.RD_UNDERFILL",
"PerPkg": "1", "PerPkg": "1",
...@@ -65,6 +76,7 @@ ...@@ -65,6 +76,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 0, all writes", "BriefDescription": "CAS count for SubChannel 0, all writes",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_M_CAS_COUNT_SCH0.WR", "EventName": "UNC_M_CAS_COUNT_SCH0.WR",
"PerPkg": "1", "PerPkg": "1",
...@@ -73,22 +85,27 @@ ...@@ -73,22 +85,27 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 0 regular writes", "BriefDescription": "CAS count for SubChannel 0 regular writes",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_M_CAS_COUNT_SCH0.WR_NONPRE", "EventName": "UNC_M_CAS_COUNT_SCH0.WR_NONPRE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xd0", "UMask": "0xd0",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "CAS count for SubChannel 0 auto-precharge writes", "BriefDescription": "CAS count for SubChannel 0 auto-precharge writes",
"Counter": "0,1,2,3",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_M_CAS_COUNT_SCH0.WR_PRE", "EventName": "UNC_M_CAS_COUNT_SCH0.WR_PRE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xe0", "UMask": "0xe0",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "CAS count for SubChannel 1, all CAS operations", "BriefDescription": "CAS count for SubChannel 1, all CAS operations",
"Counter": "0,1,2,3",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_M_CAS_COUNT_SCH1.ALL", "EventName": "UNC_M_CAS_COUNT_SCH1.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -97,6 +114,7 @@ ...@@ -97,6 +114,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 1, all reads", "BriefDescription": "CAS count for SubChannel 1, all reads",
"Counter": "0,1,2,3",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_M_CAS_COUNT_SCH1.RD", "EventName": "UNC_M_CAS_COUNT_SCH1.RD",
"PerPkg": "1", "PerPkg": "1",
...@@ -105,6 +123,7 @@ ...@@ -105,6 +123,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 1 regular reads", "BriefDescription": "CAS count for SubChannel 1 regular reads",
"Counter": "0,1,2,3",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_M_CAS_COUNT_SCH1.RD_REG", "EventName": "UNC_M_CAS_COUNT_SCH1.RD_REG",
"PerPkg": "1", "PerPkg": "1",
...@@ -113,6 +132,7 @@ ...@@ -113,6 +132,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 1 underfill reads", "BriefDescription": "CAS count for SubChannel 1 underfill reads",
"Counter": "0,1,2,3",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_M_CAS_COUNT_SCH1.RD_UNDERFILL", "EventName": "UNC_M_CAS_COUNT_SCH1.RD_UNDERFILL",
"PerPkg": "1", "PerPkg": "1",
...@@ -121,6 +141,7 @@ ...@@ -121,6 +141,7 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 1, all writes", "BriefDescription": "CAS count for SubChannel 1, all writes",
"Counter": "0,1,2,3",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_M_CAS_COUNT_SCH1.WR", "EventName": "UNC_M_CAS_COUNT_SCH1.WR",
"PerPkg": "1", "PerPkg": "1",
...@@ -129,22 +150,27 @@ ...@@ -129,22 +150,27 @@
}, },
{ {
"BriefDescription": "CAS count for SubChannel 1 regular writes", "BriefDescription": "CAS count for SubChannel 1 regular writes",
"Counter": "0,1,2,3",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_M_CAS_COUNT_SCH1.WR_NONPRE", "EventName": "UNC_M_CAS_COUNT_SCH1.WR_NONPRE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xd0", "UMask": "0xd0",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "CAS count for SubChannel 1 auto-precharge writes", "BriefDescription": "CAS count for SubChannel 1 auto-precharge writes",
"Counter": "0,1,2,3",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_M_CAS_COUNT_SCH1.WR_PRE", "EventName": "UNC_M_CAS_COUNT_SCH1.WR_PRE",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xe0", "UMask": "0xe0",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Number of DRAM DCLK clock cycles while the event is enabled", "BriefDescription": "Number of DRAM DCLK clock cycles while the event is enabled",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_M_CLOCKTICKS", "EventName": "UNC_M_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
...@@ -154,14 +180,17 @@ ...@@ -154,14 +180,17 @@
}, },
{ {
"BriefDescription": "Number of DRAM HCLK clock cycles while the event is enabled", "BriefDescription": "Number of DRAM HCLK clock cycles while the event is enabled",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_M_HCLOCKTICKS", "EventName": "UNC_M_HCLOCKTICKS",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "DRAM Clockticks", "PublicDescription": "DRAM Clockticks",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_M_PRE_COUNT.ALL", "EventName": "UNC_M_PRE_COUNT.ALL",
"PerPkg": "1", "PerPkg": "1",
...@@ -170,6 +199,7 @@ ...@@ -170,6 +199,7 @@
}, },
{ {
"BriefDescription": "DRAM Precharge commands. : Precharge due to (?) : Counts the number of DRAM Precharge commands sent on this channel.", "BriefDescription": "DRAM Precharge commands. : Precharge due to (?) : Counts the number of DRAM Precharge commands sent on this channel.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_M_PRE_COUNT.PGT", "EventName": "UNC_M_PRE_COUNT.PGT",
"PerPkg": "1", "PerPkg": "1",
...@@ -178,46 +208,57 @@ ...@@ -178,46 +208,57 @@
}, },
{ {
"BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_M_PRE_COUNT.RD", "EventName": "UNC_M_PRE_COUNT.RD",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf1", "UMask": "0xf1",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_M_PRE_COUNT.UFILL", "EventName": "UNC_M_PRE_COUNT.UFILL",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf4", "UMask": "0xf4",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.", "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "UNC_M_PRE_COUNT.WR", "EventName": "UNC_M_PRE_COUNT.WR",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xf2", "UMask": "0xf2",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Read buffer inserts on subchannel 0", "BriefDescription": "Read buffer inserts on subchannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x17", "EventCode": "0x17",
"EventName": "UNC_M_RDB_INSERTS.SCH0", "EventName": "UNC_M_RDB_INSERTS.SCH0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x40", "UMask": "0x40",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Read buffer inserts on subchannel 1", "BriefDescription": "Read buffer inserts on subchannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x17", "EventCode": "0x17",
"EventName": "UNC_M_RDB_INSERTS.SCH1", "EventName": "UNC_M_RDB_INSERTS.SCH1",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x80", "UMask": "0x80",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Read buffer occupancy on subchannel 0", "BriefDescription": "Read buffer occupancy on subchannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x1a", "EventCode": "0x1a",
"EventName": "UNC_M_RDB_OCCUPANCY_SCH0", "EventName": "UNC_M_RDB_OCCUPANCY_SCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -225,6 +266,7 @@ ...@@ -225,6 +266,7 @@
}, },
{ {
"BriefDescription": "Read buffer occupancy on subchannel 1", "BriefDescription": "Read buffer occupancy on subchannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x1b", "EventCode": "0x1b",
"EventName": "UNC_M_RDB_OCCUPANCY_SCH1", "EventName": "UNC_M_RDB_OCCUPANCY_SCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -232,22 +274,27 @@ ...@@ -232,22 +274,27 @@
}, },
{ {
"BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.", "BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.PCH0", "EventName": "UNC_M_RPQ_INSERTS.PCH0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x50", "UMask": "0x50",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.", "BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.PCH1", "EventName": "UNC_M_RPQ_INSERTS.PCH1",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xa0", "UMask": "0xa0",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 0", "BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH0", "EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -256,6 +303,7 @@ ...@@ -256,6 +303,7 @@
}, },
{ {
"BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 1", "BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH1", "EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -264,6 +312,7 @@ ...@@ -264,6 +312,7 @@
}, },
{ {
"BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 0", "BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH0", "EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -272,6 +321,7 @@ ...@@ -272,6 +321,7 @@
}, },
{ {
"BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 1", "BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH1", "EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -280,6 +330,7 @@ ...@@ -280,6 +330,7 @@
}, },
{ {
"BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 0", "BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH0", "EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -287,6 +338,7 @@ ...@@ -287,6 +338,7 @@
}, },
{ {
"BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 1", "BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x81", "EventCode": "0x81",
"EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH1", "EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -294,6 +346,7 @@ ...@@ -294,6 +346,7 @@
}, },
{ {
"BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 0", "BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x82", "EventCode": "0x82",
"EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH0", "EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -301,6 +354,7 @@ ...@@ -301,6 +354,7 @@
}, },
{ {
"BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 1", "BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH1", "EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -308,22 +362,27 @@ ...@@ -308,22 +362,27 @@
}, },
{ {
"BriefDescription": "Write Pending Queue Allocations", "BriefDescription": "Write Pending Queue Allocations",
"Counter": "0,1,2,3",
"EventCode": "0x22", "EventCode": "0x22",
"EventName": "UNC_M_WPQ_INSERTS.PCH0", "EventName": "UNC_M_WPQ_INSERTS.PCH0",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x50", "UMask": "0x50",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Allocations", "BriefDescription": "Write Pending Queue Allocations",
"Counter": "0,1,2,3",
"EventCode": "0x22", "EventCode": "0x22",
"EventName": "UNC_M_WPQ_INSERTS.PCH1", "EventName": "UNC_M_WPQ_INSERTS.PCH1",
"Experimental": "1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0xa0", "UMask": "0xa0",
"Unit": "IMC" "Unit": "IMC"
}, },
{ {
"BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 0", "BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x22", "EventCode": "0x22",
"EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH0", "EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -332,6 +391,7 @@ ...@@ -332,6 +391,7 @@
}, },
{ {
"BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 1", "BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x22", "EventCode": "0x22",
"EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH1", "EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -340,6 +400,7 @@ ...@@ -340,6 +400,7 @@
}, },
{ {
"BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 0", "BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x22", "EventCode": "0x22",
"EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH0", "EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -348,6 +409,7 @@ ...@@ -348,6 +409,7 @@
}, },
{ {
"BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 1", "BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x22", "EventCode": "0x22",
"EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH1", "EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -356,6 +418,7 @@ ...@@ -356,6 +418,7 @@
}, },
{ {
"BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 0", "BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x84", "EventCode": "0x84",
"EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH0", "EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -363,6 +426,7 @@ ...@@ -363,6 +426,7 @@
}, },
{ {
"BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 1", "BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH1", "EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH1",
"PerPkg": "1", "PerPkg": "1",
...@@ -370,6 +434,7 @@ ...@@ -370,6 +434,7 @@
}, },
{ {
"BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 0", "BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 0",
"Counter": "0,1,2,3",
"EventCode": "0x86", "EventCode": "0x86",
"EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH0", "EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH0",
"PerPkg": "1", "PerPkg": "1",
...@@ -377,6 +442,7 @@ ...@@ -377,6 +442,7 @@
}, },
{ {
"BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 1", "BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 1",
"Counter": "0,1,2,3",
"EventCode": "0x87", "EventCode": "0x87",
"EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH1", "EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH1",
"PerPkg": "1", "PerPkg": "1",
......
tools/perf/pmu-events/arch/x86/sierraforest/uncore-power.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "PCU Clockticks", "BriefDescription": "PCU Clockticks",
"Counter": "0,1,2,3",
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "UNC_P_CLOCKTICKS", "EventName": "UNC_P_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
......
tools/perf/pmu-events/arch/x86/sierraforest/virtual-memory.json
View file @ 951bf72a
[ [
{ {
"BriefDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.", "BriefDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.STLB_HIT", "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -8,6 +9,7 @@ ...@@ -8,6 +9,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to load DTLB misses.", "BriefDescription": "Counts the number of page walks completed due to load DTLB misses.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -15,6 +17,7 @@ ...@@ -15,6 +17,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or 4M page.", "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or 4M page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
...@@ -23,6 +26,7 @@ ...@@ -23,6 +26,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.", "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
...@@ -31,6 +35,7 @@ ...@@ -31,6 +35,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle.", "BriefDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING", "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
"PublicDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.", "PublicDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
...@@ -39,6 +44,7 @@ ...@@ -39,6 +44,7 @@
}, },
{ {
"BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Accounts for all pages sizes. Will result in a DTLB write from STLB.", "BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Accounts for all pages sizes. Will result in a DTLB write from STLB.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.STLB_HIT", "EventName": "DTLB_STORE_MISSES.STLB_HIT",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -46,6 +52,7 @@ ...@@ -46,6 +52,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.", "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -53,6 +60,7 @@ ...@@ -53,6 +60,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.", "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
...@@ -61,6 +69,7 @@ ...@@ -61,6 +69,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.", "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
...@@ -69,6 +78,7 @@ ...@@ -69,6 +78,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.", "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_PENDING", "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
"PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.", "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
...@@ -77,6 +87,7 @@ ...@@ -77,6 +87,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.", "BriefDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.MISS_CAUSED_WALK", "EventName": "ITLB_MISSES.MISS_CAUSED_WALK",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
...@@ -84,6 +95,7 @@ ...@@ -84,6 +95,7 @@
}, },
{ {
"BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.", "BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.STLB_HIT", "EventName": "ITLB_MISSES.STLB_HIT",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -91,6 +103,7 @@ ...@@ -91,6 +103,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.", "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED", "EventName": "ITLB_MISSES.WALK_COMPLETED",
"PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
...@@ -99,6 +112,7 @@ ...@@ -99,6 +112,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 2M or 4M page.", "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 2M or 4M page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M", "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
...@@ -107,6 +121,7 @@ ...@@ -107,6 +121,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.", "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K", "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
...@@ -115,6 +130,7 @@ ...@@ -115,6 +130,7 @@
}, },
{ {
"BriefDescription": "Counts the number of page walks outstanding for iside in PMH every cycle.", "BriefDescription": "Counts the number of page walks outstanding for iside in PMH every cycle.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_PENDING", "EventName": "ITLB_MISSES.WALK_PENDING",
"PublicDescription": "Counts the number of page walks outstanding for iside in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals. Walks could be counted by edge detecting on this event, but would count restarted suspended walks.", "PublicDescription": "Counts the number of page walks outstanding for iside in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals. Walks could be counted by edge detecting on this event, but would count restarted suspended walks.",
...@@ -123,6 +139,7 @@ ...@@ -123,6 +139,7 @@
}, },
{ {
"BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DTLB miss.", "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DTLB miss.",
"Counter": "0,1,2,3,4,5,6,7",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "LD_HEAD.DTLB_MISS_AT_RET", "EventName": "LD_HEAD.DTLB_MISS_AT_RET",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7