Commit 97181516 authored by Suzuki K Poulose's avatar Suzuki K Poulose Committed by Alexandre Belloni

arm: dts: sama5d2: Update coresight bindings for hardware ports

Switch to the new coresight bindings for hardware ports

Cc: Nicolas Ferre <nicolas.ferre@microchip.com>
Cc: Alexandre Belloni <alexandre.belloni@bootlin.com>
Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: default avatarSuzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@bootlin.com>
parent f3cdc783
...@@ -87,13 +87,14 @@ etb { ...@@ -87,13 +87,14 @@ etb {
clocks = <&mck>; clocks = <&mck>;
clock-names = "apb_pclk"; clock-names = "apb_pclk";
in-ports {
port { port {
etb_in: endpoint { etb_in: endpoint {
slave-mode;
remote-endpoint = <&etm_out>; remote-endpoint = <&etm_out>;
}; };
}; };
}; };
};
etm { etm {
compatible = "arm,coresight-etm3x", "arm,primecell"; compatible = "arm,coresight-etm3x", "arm,primecell";
...@@ -102,12 +103,14 @@ etm { ...@@ -102,12 +103,14 @@ etm {
clocks = <&mck>; clocks = <&mck>;
clock-names = "apb_pclk"; clock-names = "apb_pclk";
out-ports {
port { port {
etm_out: endpoint { etm_out: endpoint {
remote-endpoint = <&etb_in>; remote-endpoint = <&etb_in>;
}; };
}; };
}; };
};
memory { memory {
reg = <0x20000000 0x20000000>; reg = <0x20000000 0x20000000>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment