Commit 9a0baee9 authored by Jon Hunter's avatar Jon Hunter Committed by Thierry Reding

ARM: tegra: Enable CPUFreq support for Tegra124 Chromebooks

Add the device-tree DFLL clock node and CPU regulator phandle for
Tegra124 Chromebooks to enable CPUFreq support on these boards.
Signed-off-by: default avatarJon Hunter <jonathanh@nvidia.com>
Reviewed-by: default avatarTomeu Vizoso <tomeu.vizoso@collabora.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 6ff33f39
...@@ -159,7 +159,7 @@ regulators { ...@@ -159,7 +159,7 @@ regulators {
vin-ldo9-10-supply = <&vdd_5v0_sys>; vin-ldo9-10-supply = <&vdd_5v0_sys>;
vin-ldo11-supply = <&vdd_3v3_run>; vin-ldo11-supply = <&vdd_3v3_run>;
sd0 { vdd_cpu: sd0 {
regulator-name = "+VDD_CPU_AP"; regulator-name = "+VDD_CPU_AP";
regulator-min-microvolt = <700000>; regulator-min-microvolt = <700000>;
regulator-max-microvolt = <1350000>; regulator-max-microvolt = <1350000>;
...@@ -397,6 +397,13 @@ sdhci@0,700b0600 { /* eMMC on this bus */ ...@@ -397,6 +397,13 @@ sdhci@0,700b0600 { /* eMMC on this bus */
non-removable; non-removable;
}; };
/* CPU DFLL clock */
clock@0,70110000 {
status = "okay";
vdd-cpu-supply = <&vdd_cpu>;
nvidia,i2c-fs-rate = <400000>;
};
ahub@0,70300000 { ahub@0,70300000 {
i2s@0,70301100 { i2s@0,70301100 {
status = "okay"; status = "okay";
...@@ -487,6 +494,12 @@ clk32k_in: clock@0 { ...@@ -487,6 +494,12 @@ clk32k_in: clock@0 {
}; };
}; };
cpus {
cpu@0 {
vdd-cpu-supply = <&vdd_cpu>;
};
};
gpio-keys { gpio-keys {
compatible = "gpio-keys"; compatible = "gpio-keys";
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment