Commit a3c0d2fb authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski Committed by Arnd Bergmann

ARM: dts: exynos: Add clocks to audss block to fix silent hang on Exynos4412

Add necessary parent clocks for audss (Audio SubSystem, MAUDIO) clock
controller block.

This allows driver to keep EPLL enabled before accessing any MAUDIO
registers thus fixing silent hang.  This silent hang appeared with
commit 6edfa11c ("clk: samsung: Add enable/disable operation for
PLL36XX clocks"), e.g. on Odroid U3 usually with last (but unrelated)
messages:

	[    2.382741] input: gpio_keys as /devices/platform/gpio_keys/input/input0
	[    2.405686] usb 1-3: new high-speed USB device number 3 using exynos-ehci
	[    2.419843] max77686-rtc max77686-rtc: setting system clock to 2017-06-21 17:04:13 UTC (1498064653)
Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent b2e58cbe
...@@ -59,6 +59,9 @@ clock_audss: clock-controller@03810000 { ...@@ -59,6 +59,9 @@ clock_audss: clock-controller@03810000 {
compatible = "samsung,exynos4210-audss-clock"; compatible = "samsung,exynos4210-audss-clock";
reg = <0x03810000 0x0C>; reg = <0x03810000 0x0C>;
#clock-cells = <1>; #clock-cells = <1>;
clocks = <&clock CLK_FIN_PLL>, <&clock CLK_FOUT_EPLL>,
<&clock CLK_SCLK_AUDIO0>, <&clock CLK_SCLK_AUDIO0>;
clock-names = "pll_ref", "pll_in", "sclk_audio", "sclk_pcm_in";
}; };
i2s0: i2s@03830000 { i2s0: i2s@03830000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment