Skip to content

L
linux
Commit a44e4f3a authored by James Clark's avatar James Clark Committed by Arnaldo Carvalho de Melo
Browse files
Options

perf vendor events arm64: Fix commas so PMU event files are valid JSON 

No functional change.

Add and remove extra commas in the arm64 JSON files so that the files
can be parsed and validated by other utilities such as Python that fail
to parse invalid JSON.

Committer testing:

Before:

  $ diffstat -l -p1 /wb/1.patch | while read filename ; do echo $filename ; cat $filename | json_verify ; done
  tools/perf/pmu-events/arch/arm64/ampere/emag/branch.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/bus.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/cache.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/clock.json
  parse error: unallowed token at this point in JSON text
                                          [     {         "PublicDescrip
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/exception.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/instruction.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/intrinsic.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/memory.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/ampere/emag/pipeline.json
  parse error: unallowed token at this point in JSON text
                                          [     {         "PublicDescrip
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a53/branch.json
  parse error: invalid object key (must be a string)
                                          [   {     "ArchStdEvent":  "BR
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a53/bus.json
  parse error: invalid object key (must be a string)
                                          [   {         "ArchStdEvent":
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a53/other.json
  parse error: invalid object key (must be a string)
                                          [   {         "ArchStdEvent":
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/core-imp-def.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/armv8-recommended.json
  parse error: after array element, I expect ',' or ']'
                                          [     {         "PublicDescrip
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json
  parse error: invalid object key (must be a string)
                                          [     {         "ArchStdEvent"
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json
  parse error: invalid object key (must be a string)
                                          [    { 	    "EventCode": "0x00
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-hha.json
  parse error: invalid object key (must be a string)
                                          [    { 	    "EventCode": "0x00
                       (right here) ------^
  JSON is invalid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json
  parse error: invalid object key (must be a string)
                                          [    { 	    "EventCode": "0x00
                       (right here) ------^
  JSON is invalid
  $

After:

  $ diffstat -l -p1 /wb/1.patch | while read filename ; do echo $filename ; cat $filename | json_verify ; done
  tools/perf/pmu-events/arch/arm64/ampere/emag/branch.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/bus.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/cache.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/clock.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/exception.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/instruction.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/intrinsic.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/memory.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/ampere/emag/pipeline.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a53/branch.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a53/bus.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a53/other.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/core-imp-def.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/armv8-recommended.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-hha.json
  JSON is valid
  tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json
  JSON is valid
  $
Signed-off-by: default avatarJames Clark <james.clark@arm.com>
Tested-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: John Garry <john.garry@huawei.com>
Cc: Kevin Mooney <kevin.mooney@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: nd@arm.com
Link: http://lore.kernel.org/lkml/20191112160342.26470-1-james.clark@arm.comSigned-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent e1e9b78d
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 310 additions and 310 deletions
tools/perf/pmu-events/arch/arm64/ampere/emag/branch.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "BR_IMMED_SPEC", "ArchStdEvent": "BR_IMMED_SPEC"
}, },
{ {
"ArchStdEvent": "BR_RETURN_SPEC", "ArchStdEvent": "BR_RETURN_SPEC"
}, },
{ {
"ArchStdEvent": "BR_INDIRECT_SPEC", "ArchStdEvent": "BR_INDIRECT_SPEC"
}, },
{ {
"PublicDescription": "Mispredicted or not predicted branch speculatively executed", "PublicDescription": "Mispredicted or not predicted branch speculatively executed",
...@@ -19,5 +19,5 @@ ...@@ -19,5 +19,5 @@
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "BR_PRED", "EventName": "BR_PRED",
"BriefDescription": "Predictable branch" "BriefDescription": "Predictable branch"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/bus.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "BUS_ACCESS_RD", "ArchStdEvent": "BUS_ACCESS_RD"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_WR", "ArchStdEvent": "BUS_ACCESS_WR"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_SHARED", "ArchStdEvent": "BUS_ACCESS_SHARED"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_NOT_SHARED", "ArchStdEvent": "BUS_ACCESS_NOT_SHARED"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_NORMAL", "ArchStdEvent": "BUS_ACCESS_NORMAL"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_PERIPH", "ArchStdEvent": "BUS_ACCESS_PERIPH"
}, },
{ {
"PublicDescription": "Bus access", "PublicDescription": "Bus access",
"EventCode": "0x19", "EventCode": "0x19",
"EventName": "BUS_ACCESS", "EventName": "BUS_ACCESS",
"BriefDescription": "Bus access" "BriefDescription": "Bus access"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/cache.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "L1D_CACHE_RD", "ArchStdEvent": "L1D_CACHE_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WR", "ArchStdEvent": "L1D_CACHE_WR"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_RD", "ArchStdEvent": "L1D_CACHE_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_INVAL", "ArchStdEvent": "L1D_CACHE_INVAL"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_RD", "ArchStdEvent": "L1D_TLB_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_WR", "ArchStdEvent": "L1D_TLB_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_RD", "ArchStdEvent": "L2D_CACHE_RD"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WR", "ArchStdEvent": "L2D_CACHE_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_REFILL_RD", "ArchStdEvent": "L2D_CACHE_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_REFILL_WR", "ArchStdEvent": "L2D_CACHE_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WB_VICTIM", "ArchStdEvent": "L2D_CACHE_WB_VICTIM"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WB_CLEAN", "ArchStdEvent": "L2D_CACHE_WB_CLEAN"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_INVAL", "ArchStdEvent": "L2D_CACHE_INVAL"
}, },
{ {
"PublicDescription": "Level 1 instruction cache refill", "PublicDescription": "Level 1 instruction cache refill",
...@@ -187,5 +187,5 @@ ...@@ -187,5 +187,5 @@
"EventCode": "0x116", "EventCode": "0x116",
"EventName": "PAGE_WALK_L2_STAGE2_HIT", "EventName": "PAGE_WALK_L2_STAGE2_HIT",
"BriefDescription": "Page walk, L2 stage-2 hit" "BriefDescription": "Page walk, L2 stage-2 hit"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/clock.json
View file @ a44e4f3a
...@@ -16,5 +16,5 @@ ...@@ -16,5 +16,5 @@
"EventCode": "0x110", "EventCode": "0x110",
"EventName": "Wait_CYCLES", "EventName": "Wait_CYCLES",
"BriefDescription": "Wait state cycle" "BriefDescription": "Wait state cycle"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/exception.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "EXC_UNDEF", "ArchStdEvent": "EXC_UNDEF"
}, },
{ {
"ArchStdEvent": "EXC_SVC", "ArchStdEvent": "EXC_SVC"
}, },
{ {
"ArchStdEvent": "EXC_PABORT", "ArchStdEvent": "EXC_PABORT"
}, },
{ {
"ArchStdEvent": "EXC_DABORT", "ArchStdEvent": "EXC_DABORT"
}, },
{ {
"ArchStdEvent": "EXC_IRQ", "ArchStdEvent": "EXC_IRQ"
}, },
{ {
"ArchStdEvent": "EXC_FIQ", "ArchStdEvent": "EXC_FIQ"
}, },
{ {
"ArchStdEvent": "EXC_HVC", "ArchStdEvent": "EXC_HVC"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_PABORT", "ArchStdEvent": "EXC_TRAP_PABORT"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_DABORT", "ArchStdEvent": "EXC_TRAP_DABORT"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_OTHER", "ArchStdEvent": "EXC_TRAP_OTHER"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_IRQ", "ArchStdEvent": "EXC_TRAP_IRQ"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_FIQ", "ArchStdEvent": "EXC_TRAP_FIQ"
}, },
{ {
"PublicDescription": "Exception taken", "PublicDescription": "Exception taken",
...@@ -46,5 +46,5 @@ ...@@ -46,5 +46,5 @@
"EventCode": "0x0a", "EventCode": "0x0a",
"EventName": "EXC_RETURN", "EventName": "EXC_RETURN",
"BriefDescription": "Exception return" "BriefDescription": "Exception return"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/instruction.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "LD_SPEC", "ArchStdEvent": "LD_SPEC"
}, },
{ {
"ArchStdEvent": "ST_SPEC", "ArchStdEvent": "ST_SPEC"
}, },
{ {
"ArchStdEvent": "LDST_SPEC", "ArchStdEvent": "LDST_SPEC"
}, },
{ {
"ArchStdEvent": "DP_SPEC", "ArchStdEvent": "DP_SPEC"
}, },
{ {
"ArchStdEvent": "ASE_SPEC", "ArchStdEvent": "ASE_SPEC"
}, },
{ {
"ArchStdEvent": "VFP_SPEC", "ArchStdEvent": "VFP_SPEC"
}, },
{ {
"ArchStdEvent": "PC_WRITE_SPEC", "ArchStdEvent": "PC_WRITE_SPEC"
}, },
{ {
"ArchStdEvent": "CRYPTO_SPEC", "ArchStdEvent": "CRYPTO_SPEC"
}, },
{ {
"ArchStdEvent": "ISB_SPEC", "ArchStdEvent": "ISB_SPEC"
}, },
{ {
"ArchStdEvent": "DSB_SPEC", "ArchStdEvent": "DSB_SPEC"
}, },
{ {
"ArchStdEvent": "DMB_SPEC", "ArchStdEvent": "DMB_SPEC"
}, },
{ {
"ArchStdEvent": "RC_LD_SPEC", "ArchStdEvent": "RC_LD_SPEC"
}, },
{ {
"ArchStdEvent": "RC_ST_SPEC", "ArchStdEvent": "RC_ST_SPEC"
}, },
{ {
"PublicDescription": "Instruction architecturally executed, software increment", "PublicDescription": "Instruction architecturally executed, software increment",
...@@ -85,5 +85,5 @@ ...@@ -85,5 +85,5 @@
"EventCode": "0x100", "EventCode": "0x100",
"EventName": "NOP_SPEC", "EventName": "NOP_SPEC",
"BriefDescription": "Speculatively executed, NOP" "BriefDescription": "Speculatively executed, NOP"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/intrinsic.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "LDREX_SPEC", "ArchStdEvent": "LDREX_SPEC"
}, },
{ {
"ArchStdEvent": "STREX_PASS_SPEC", "ArchStdEvent": "STREX_PASS_SPEC"
}, },
{ {
"ArchStdEvent": "STREX_FAIL_SPEC", "ArchStdEvent": "STREX_FAIL_SPEC"
}, },
{ {
"ArchStdEvent": "STREX_SPEC", "ArchStdEvent": "STREX_SPEC"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/memory.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "MEM_ACCESS_RD", "ArchStdEvent": "MEM_ACCESS_RD"
}, },
{ {
"ArchStdEvent": "MEM_ACCESS_WR", "ArchStdEvent": "MEM_ACCESS_WR"
}, },
{ {
"ArchStdEvent": "UNALIGNED_LD_SPEC", "ArchStdEvent": "UNALIGNED_LD_SPEC"
}, },
{ {
"ArchStdEvent": "UNALIGNED_ST_SPEC", "ArchStdEvent": "UNALIGNED_ST_SPEC"
}, },
{ {
"ArchStdEvent": "UNALIGNED_LDST_SPEC", "ArchStdEvent": "UNALIGNED_LDST_SPEC"
}, },
{ {
"PublicDescription": "Data memory access", "PublicDescription": "Data memory access",
...@@ -25,5 +25,5 @@ ...@@ -25,5 +25,5 @@
"EventCode": "0x1a", "EventCode": "0x1a",
"EventName": "MEM_ERROR", "EventName": "MEM_ERROR",
"BriefDescription": "Memory error" "BriefDescription": "Memory error"
}, }
] ]
tools/perf/pmu-events/arch/arm64/ampere/emag/pipeline.json
View file @ a44e4f3a
...@@ -46,5 +46,5 @@ ...@@ -46,5 +46,5 @@
"EventCode": "0x10f", "EventCode": "0x10f",
"EventName": "FX_STALL", "EventName": "FX_STALL",
"BriefDescription": "FX stalled" "BriefDescription": "FX stalled"
}, }
] ]
tools/perf/pmu-events/arch/arm64/arm/cortex-a53/branch.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "BR_INDIRECT_SPEC", "ArchStdEvent": "BR_INDIRECT_SPEC"
}, },
{ {
"EventCode": "0xC9", "EventCode": "0xC9",
......
tools/perf/pmu-events/arch/arm64/arm/cortex-a53/bus.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "BUS_ACCESS_RD", "ArchStdEvent": "BUS_ACCESS_RD"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_WR", "ArchStdEvent": "BUS_ACCESS_WR"
} }
] ]
tools/perf/pmu-events/arch/arm64/arm/cortex-a53/other.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "EXC_IRQ", "ArchStdEvent": "EXC_IRQ"
}, },
{ {
"ArchStdEvent": "EXC_FIQ", "ArchStdEvent": "EXC_FIQ"
}, },
{ {
"EventCode": "0xC6", "EventCode": "0xC6",
......
tools/perf/pmu-events/arch/arm64/arm/cortex-a57-a72/core-imp-def.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "L1D_CACHE_RD", "ArchStdEvent": "L1D_CACHE_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WR", "ArchStdEvent": "L1D_CACHE_WR"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_RD", "ArchStdEvent": "L1D_CACHE_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_WR", "ArchStdEvent": "L1D_CACHE_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WB_VICTIM", "ArchStdEvent": "L1D_CACHE_WB_VICTIM"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WB_CLEAN", "ArchStdEvent": "L1D_CACHE_WB_CLEAN"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_INVAL", "ArchStdEvent": "L1D_CACHE_INVAL"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_RD", "ArchStdEvent": "L1D_TLB_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_WR", "ArchStdEvent": "L1D_TLB_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_RD", "ArchStdEvent": "L2D_CACHE_RD"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WR", "ArchStdEvent": "L2D_CACHE_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_REFILL_RD", "ArchStdEvent": "L2D_CACHE_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_REFILL_WR", "ArchStdEvent": "L2D_CACHE_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WB_VICTIM", "ArchStdEvent": "L2D_CACHE_WB_VICTIM"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WB_CLEAN", "ArchStdEvent": "L2D_CACHE_WB_CLEAN"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_INVAL", "ArchStdEvent": "L2D_CACHE_INVAL"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_RD", "ArchStdEvent": "BUS_ACCESS_RD"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_WR", "ArchStdEvent": "BUS_ACCESS_WR"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_SHARED", "ArchStdEvent": "BUS_ACCESS_SHARED"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_NOT_SHARED", "ArchStdEvent": "BUS_ACCESS_NOT_SHARED"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_NORMAL", "ArchStdEvent": "BUS_ACCESS_NORMAL"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_PERIPH", "ArchStdEvent": "BUS_ACCESS_PERIPH"
}, },
{ {
"ArchStdEvent": "MEM_ACCESS_RD", "ArchStdEvent": "MEM_ACCESS_RD"
}, },
{ {
"ArchStdEvent": "MEM_ACCESS_WR", "ArchStdEvent": "MEM_ACCESS_WR"
}, },
{ {
"ArchStdEvent": "UNALIGNED_LD_SPEC", "ArchStdEvent": "UNALIGNED_LD_SPEC"
}, },
{ {
"ArchStdEvent": "UNALIGNED_ST_SPEC", "ArchStdEvent": "UNALIGNED_ST_SPEC"
}, },
{ {
"ArchStdEvent": "UNALIGNED_LDST_SPEC", "ArchStdEvent": "UNALIGNED_LDST_SPEC"
}, },
{ {
"ArchStdEvent": "LDREX_SPEC", "ArchStdEvent": "LDREX_SPEC"
}, },
{ {
"ArchStdEvent": "STREX_PASS_SPEC", "ArchStdEvent": "STREX_PASS_SPEC"
}, },
{ {
"ArchStdEvent": "STREX_FAIL_SPEC", "ArchStdEvent": "STREX_FAIL_SPEC"
}, },
{ {
"ArchStdEvent": "LD_SPEC", "ArchStdEvent": "LD_SPEC"
}, },
{ {
"ArchStdEvent": "ST_SPEC", "ArchStdEvent": "ST_SPEC"
}, },
{ {
"ArchStdEvent": "LDST_SPEC", "ArchStdEvent": "LDST_SPEC"
}, },
{ {
"ArchStdEvent": "DP_SPEC", "ArchStdEvent": "DP_SPEC"
}, },
{ {
"ArchStdEvent": "ASE_SPEC", "ArchStdEvent": "ASE_SPEC"
}, },
{ {
"ArchStdEvent": "VFP_SPEC", "ArchStdEvent": "VFP_SPEC"
}, },
{ {
"ArchStdEvent": "PC_WRITE_SPEC", "ArchStdEvent": "PC_WRITE_SPEC"
}, },
{ {
"ArchStdEvent": "CRYPTO_SPEC", "ArchStdEvent": "CRYPTO_SPEC"
}, },
{ {
"ArchStdEvent": "BR_IMMED_SPEC", "ArchStdEvent": "BR_IMMED_SPEC"
}, },
{ {
"ArchStdEvent": "BR_RETURN_SPEC", "ArchStdEvent": "BR_RETURN_SPEC"
}, },
{ {
"ArchStdEvent": "BR_INDIRECT_SPEC", "ArchStdEvent": "BR_INDIRECT_SPEC"
}, },
{ {
"ArchStdEvent": "ISB_SPEC", "ArchStdEvent": "ISB_SPEC"
}, },
{ {
"ArchStdEvent": "DSB_SPEC", "ArchStdEvent": "DSB_SPEC"
}, },
{ {
"ArchStdEvent": "DMB_SPEC", "ArchStdEvent": "DMB_SPEC"
}, },
{ {
"ArchStdEvent": "EXC_UNDEF", "ArchStdEvent": "EXC_UNDEF"
}, },
{ {
"ArchStdEvent": "EXC_SVC", "ArchStdEvent": "EXC_SVC"
}, },
{ {
"ArchStdEvent": "EXC_PABORT", "ArchStdEvent": "EXC_PABORT"
}, },
{ {
"ArchStdEvent": "EXC_DABORT", "ArchStdEvent": "EXC_DABORT"
}, },
{ {
"ArchStdEvent": "EXC_IRQ", "ArchStdEvent": "EXC_IRQ"
}, },
{ {
"ArchStdEvent": "EXC_FIQ", "ArchStdEvent": "EXC_FIQ"
}, },
{ {
"ArchStdEvent": "EXC_SMC", "ArchStdEvent": "EXC_SMC"
}, },
{ {
"ArchStdEvent": "EXC_HVC", "ArchStdEvent": "EXC_HVC"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_PABORT", "ArchStdEvent": "EXC_TRAP_PABORT"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_DABORT", "ArchStdEvent": "EXC_TRAP_DABORT"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_OTHER", "ArchStdEvent": "EXC_TRAP_OTHER"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_IRQ", "ArchStdEvent": "EXC_TRAP_IRQ"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_FIQ", "ArchStdEvent": "EXC_TRAP_FIQ"
}, },
{ {
"ArchStdEvent": "RC_LD_SPEC", "ArchStdEvent": "RC_LD_SPEC"
}, },
{ {
"ArchStdEvent": "RC_ST_SPEC", "ArchStdEvent": "RC_ST_SPEC"
}, }
] ]
tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "L1D_CACHE_RD", "ArchStdEvent": "L1D_CACHE_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WR", "ArchStdEvent": "L1D_CACHE_WR"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_RD", "ArchStdEvent": "L1D_CACHE_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_WR", "ArchStdEvent": "L1D_CACHE_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_INNER", "ArchStdEvent": "L1D_CACHE_REFILL_INNER"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_OUTER", "ArchStdEvent": "L1D_CACHE_REFILL_OUTER"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WB_VICTIM", "ArchStdEvent": "L1D_CACHE_WB_VICTIM"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WB_CLEAN", "ArchStdEvent": "L1D_CACHE_WB_CLEAN"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_INVAL", "ArchStdEvent": "L1D_CACHE_INVAL"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_RD", "ArchStdEvent": "L1D_TLB_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_WR", "ArchStdEvent": "L1D_TLB_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L1D_TLB_RD", "ArchStdEvent": "L1D_TLB_RD"
}, },
{ {
"ArchStdEvent": "L1D_TLB_WR", "ArchStdEvent": "L1D_TLB_WR"
}, },
{ {
"ArchStdEvent": "L2D_TLB_REFILL_RD", "ArchStdEvent": "L2D_TLB_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L2D_TLB_REFILL_WR", "ArchStdEvent": "L2D_TLB_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L2D_TLB_RD", "ArchStdEvent": "L2D_TLB_RD"
}, },
{ {
"ArchStdEvent": "L2D_TLB_WR", "ArchStdEvent": "L2D_TLB_WR"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_RD", "ArchStdEvent": "BUS_ACCESS_RD"
}, },
{ {
"ArchStdEvent": "BUS_ACCESS_WR", "ArchStdEvent": "BUS_ACCESS_WR"
}, },
{ {
"ArchStdEvent": "MEM_ACCESS_RD", "ArchStdEvent": "MEM_ACCESS_RD"
}, },
{ {
"ArchStdEvent": "MEM_ACCESS_WR", "ArchStdEvent": "MEM_ACCESS_WR"
}, },
{ {
"ArchStdEvent": "UNALIGNED_LD_SPEC", "ArchStdEvent": "UNALIGNED_LD_SPEC"
}, },
{ {
"ArchStdEvent": "UNALIGNED_ST_SPEC", "ArchStdEvent": "UNALIGNED_ST_SPEC"
}, },
{ {
"ArchStdEvent": "UNALIGNED_LDST_SPEC", "ArchStdEvent": "UNALIGNED_LDST_SPEC"
}, },
{ {
"ArchStdEvent": "EXC_UNDEF", "ArchStdEvent": "EXC_UNDEF"
}, },
{ {
"ArchStdEvent": "EXC_SVC", "ArchStdEvent": "EXC_SVC"
}, },
{ {
"ArchStdEvent": "EXC_PABORT", "ArchStdEvent": "EXC_PABORT"
}, },
{ {
"ArchStdEvent": "EXC_DABORT", "ArchStdEvent": "EXC_DABORT"
}, },
{ {
"ArchStdEvent": "EXC_IRQ", "ArchStdEvent": "EXC_IRQ"
}, },
{ {
"ArchStdEvent": "EXC_FIQ", "ArchStdEvent": "EXC_FIQ"
}, },
{ {
"ArchStdEvent": "EXC_SMC", "ArchStdEvent": "EXC_SMC"
}, },
{ {
"ArchStdEvent": "EXC_HVC", "ArchStdEvent": "EXC_HVC"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_PABORT", "ArchStdEvent": "EXC_TRAP_PABORT"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_DABORT", "ArchStdEvent": "EXC_TRAP_DABORT"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_OTHER", "ArchStdEvent": "EXC_TRAP_OTHER"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_IRQ", "ArchStdEvent": "EXC_TRAP_IRQ"
}, },
{ {
"ArchStdEvent": "EXC_TRAP_FIQ", "ArchStdEvent": "EXC_TRAP_FIQ"
} }
] ]
tools/perf/pmu-events/arch/arm64/hisilicon/hip08/core-imp-def.json
View file @ a44e4f3a
[ [
{ {
"ArchStdEvent": "L1D_CACHE_RD", "ArchStdEvent": "L1D_CACHE_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WR", "ArchStdEvent": "L1D_CACHE_WR"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_RD", "ArchStdEvent": "L1D_CACHE_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_REFILL_WR", "ArchStdEvent": "L1D_CACHE_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WB_VICTIM", "ArchStdEvent": "L1D_CACHE_WB_VICTIM"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_WB_CLEAN", "ArchStdEvent": "L1D_CACHE_WB_CLEAN"
}, },
{ {
"ArchStdEvent": "L1D_CACHE_INVAL", "ArchStdEvent": "L1D_CACHE_INVAL"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_RD", "ArchStdEvent": "L1D_TLB_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L1D_TLB_REFILL_WR", "ArchStdEvent": "L1D_TLB_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L1D_TLB_RD", "ArchStdEvent": "L1D_TLB_RD"
}, },
{ {
"ArchStdEvent": "L1D_TLB_WR", "ArchStdEvent": "L1D_TLB_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_RD", "ArchStdEvent": "L2D_CACHE_RD"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WR", "ArchStdEvent": "L2D_CACHE_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_REFILL_RD", "ArchStdEvent": "L2D_CACHE_REFILL_RD"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_REFILL_WR", "ArchStdEvent": "L2D_CACHE_REFILL_WR"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WB_VICTIM", "ArchStdEvent": "L2D_CACHE_WB_VICTIM"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_WB_CLEAN", "ArchStdEvent": "L2D_CACHE_WB_CLEAN"
}, },
{ {
"ArchStdEvent": "L2D_CACHE_INVAL", "ArchStdEvent": "L2D_CACHE_INVAL"
}, },
{ {
"PublicDescription": "Level 1 instruction cache prefetch access count", "PublicDescription": "Level 1 instruction cache prefetch access count",
"EventCode": "0x102e", "EventCode": "0x102e",
"EventName": "L1I_CACHE_PRF", "EventName": "L1I_CACHE_PRF",
"BriefDescription": "L1I cache prefetch access count", "BriefDescription": "L1I cache prefetch access count"
}, },
{ {
"PublicDescription": "Level 1 instruction cache miss due to prefetch access count", "PublicDescription": "Level 1 instruction cache miss due to prefetch access count",
"EventCode": "0x102f", "EventCode": "0x102f",
"EventName": "L1I_CACHE_PRF_REFILL", "EventName": "L1I_CACHE_PRF_REFILL",
"BriefDescription": "L1I cache miss due to prefetch access count", "BriefDescription": "L1I cache miss due to prefetch access count"
}, },
{ {
"PublicDescription": "Instruction queue is empty", "PublicDescription": "Instruction queue is empty",
"EventCode": "0x1043", "EventCode": "0x1043",
"EventName": "IQ_IS_EMPTY", "EventName": "IQ_IS_EMPTY",
"BriefDescription": "Instruction queue is empty", "BriefDescription": "Instruction queue is empty"
}, },
{ {
"PublicDescription": "Instruction fetch stall cycles", "PublicDescription": "Instruction fetch stall cycles",
"EventCode": "0x1044", "EventCode": "0x1044",
"EventName": "IF_IS_STALL", "EventName": "IF_IS_STALL",
"BriefDescription": "Instruction fetch stall cycles", "BriefDescription": "Instruction fetch stall cycles"
}, },
{ {
"PublicDescription": "Instructions can receive, but not send", "PublicDescription": "Instructions can receive, but not send",
"EventCode": "0x2014", "EventCode": "0x2014",
"EventName": "FETCH_BUBBLE", "EventName": "FETCH_BUBBLE",
"BriefDescription": "Instructions can receive, but not send", "BriefDescription": "Instructions can receive, but not send"
}, },
{ {
"PublicDescription": "Prefetch request from LSU", "PublicDescription": "Prefetch request from LSU",
"EventCode": "0x6013", "EventCode": "0x6013",
"EventName": "PRF_REQ", "EventName": "PRF_REQ",
"BriefDescription": "Prefetch request from LSU", "BriefDescription": "Prefetch request from LSU"
}, },
{ {
"PublicDescription": "Hit on prefetched data", "PublicDescription": "Hit on prefetched data",
"EventCode": "0x6014", "EventCode": "0x6014",
"EventName": "HIT_ON_PRF", "EventName": "HIT_ON_PRF",
"BriefDescription": "Hit on prefetched data", "BriefDescription": "Hit on prefetched data"
}, },
{ {
"PublicDescription": "Cycles of that the number of issuing micro operations are less than 4", "PublicDescription": "Cycles of that the number of issuing micro operations are less than 4",
"EventCode": "0x7001", "EventCode": "0x7001",
"EventName": "EXE_STALL_CYCLE", "EventName": "EXE_STALL_CYCLE",
"BriefDescription": "Cycles of that the number of issue ups are less than 4", "BriefDescription": "Cycles of that the number of issue ups are less than 4"
}, },
{ {
"PublicDescription": "No any micro operation is issued and meanwhile any load operation is not resolved", "PublicDescription": "No any micro operation is issued and meanwhile any load operation is not resolved",
"EventCode": "0x7004", "EventCode": "0x7004",
"EventName": "MEM_STALL_ANYLOAD", "EventName": "MEM_STALL_ANYLOAD",
"BriefDescription": "No any micro operation is issued and meanwhile any load operation is not resolved", "BriefDescription": "No any micro operation is issued and meanwhile any load operation is not resolved"
}, },
{ {
"PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill", "PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill",
"EventCode": "0x7006", "EventCode": "0x7006",
"EventName": "MEM_STALL_L1MISS", "EventName": "MEM_STALL_L1MISS",
"BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill", "BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing L1 cache and pending data refill"
}, },
{ {
"PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache", "PublicDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache",
"EventCode": "0x7007", "EventCode": "0x7007",
"EventName": "MEM_STALL_L2MISS", "EventName": "MEM_STALL_L2MISS",
"BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache", "BriefDescription": "No any micro operation is issued and meanwhile there is any load operation missing both L1 and L2 cache and pending data refill from L3 cache"
}, }
] ]
tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json
View file @ a44e4f3a
...@@ -4,55 +4,55 @@ ...@@ -4,55 +4,55 @@
"EventName": "uncore_hisi_ddrc.flux_wr", "EventName": "uncore_hisi_ddrc.flux_wr",
"BriefDescription": "DDRC total write operations", "BriefDescription": "DDRC total write operations",
"PublicDescription": "DDRC total write operations", "PublicDescription": "DDRC total write operations",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, },
{ {
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "uncore_hisi_ddrc.flux_rd", "EventName": "uncore_hisi_ddrc.flux_rd",
"BriefDescription": "DDRC total read operations", "BriefDescription": "DDRC total read operations",
"PublicDescription": "DDRC total read operations", "PublicDescription": "DDRC total read operations",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, },
{ {
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "uncore_hisi_ddrc.flux_wcmd", "EventName": "uncore_hisi_ddrc.flux_wcmd",
"BriefDescription": "DDRC write commands", "BriefDescription": "DDRC write commands",
"PublicDescription": "DDRC write commands", "PublicDescription": "DDRC write commands",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, },
{ {
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "uncore_hisi_ddrc.flux_rcmd", "EventName": "uncore_hisi_ddrc.flux_rcmd",
"BriefDescription": "DDRC read commands", "BriefDescription": "DDRC read commands",
"PublicDescription": "DDRC read commands", "PublicDescription": "DDRC read commands",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, },
{ {
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "uncore_hisi_ddrc.pre_cmd", "EventName": "uncore_hisi_ddrc.pre_cmd",
"BriefDescription": "DDRC precharge commands", "BriefDescription": "DDRC precharge commands",
"PublicDescription": "DDRC precharge commands", "PublicDescription": "DDRC precharge commands",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, },
{ {
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "uncore_hisi_ddrc.act_cmd", "EventName": "uncore_hisi_ddrc.act_cmd",
"BriefDescription": "DDRC active commands", "BriefDescription": "DDRC active commands",
"PublicDescription": "DDRC active commands", "PublicDescription": "DDRC active commands",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, },
{ {
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "uncore_hisi_ddrc.rnk_chg", "EventName": "uncore_hisi_ddrc.rnk_chg",
"BriefDescription": "DDRC rank commands", "BriefDescription": "DDRC rank commands",
"PublicDescription": "DDRC rank commands", "PublicDescription": "DDRC rank commands",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, },
{ {
"EventCode": "0x07", "EventCode": "0x07",
"EventName": "uncore_hisi_ddrc.rw_chg", "EventName": "uncore_hisi_ddrc.rw_chg",
"BriefDescription": "DDRC read and write changes", "BriefDescription": "DDRC read and write changes",
"PublicDescription": "DDRC read and write changes", "PublicDescription": "DDRC read and write changes",
"Unit": "hisi_sccl,ddrc", "Unit": "hisi_sccl,ddrc"
}, }
] ]
tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-hha.json
View file @ a44e4f3a
...@@ -4,69 +4,69 @@ ...@@ -4,69 +4,69 @@
"EventName": "uncore_hisi_hha.rx_ops_num", "EventName": "uncore_hisi_hha.rx_ops_num",
"BriefDescription": "The number of all operations received by the HHA", "BriefDescription": "The number of all operations received by the HHA",
"PublicDescription": "The number of all operations received by the HHA", "PublicDescription": "The number of all operations received by the HHA",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "uncore_hisi_hha.rx_outer", "EventName": "uncore_hisi_hha.rx_outer",
"BriefDescription": "The number of all operations received by the HHA from another socket", "BriefDescription": "The number of all operations received by the HHA from another socket",
"PublicDescription": "The number of all operations received by the HHA from another socket", "PublicDescription": "The number of all operations received by the HHA from another socket",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "uncore_hisi_hha.rx_sccl", "EventName": "uncore_hisi_hha.rx_sccl",
"BriefDescription": "The number of all operations received by the HHA from another SCCL in this socket", "BriefDescription": "The number of all operations received by the HHA from another SCCL in this socket",
"PublicDescription": "The number of all operations received by the HHA from another SCCL in this socket", "PublicDescription": "The number of all operations received by the HHA from another SCCL in this socket",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "uncore_hisi_hha.rx_ccix", "EventName": "uncore_hisi_hha.rx_ccix",
"BriefDescription": "Count of the number of operations that HHA has received from CCIX", "BriefDescription": "Count of the number of operations that HHA has received from CCIX",
"PublicDescription": "Count of the number of operations that HHA has received from CCIX", "PublicDescription": "Count of the number of operations that HHA has received from CCIX",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x1c", "EventCode": "0x1c",
"EventName": "uncore_hisi_hha.rd_ddr_64b", "EventName": "uncore_hisi_hha.rd_ddr_64b",
"BriefDescription": "The number of read operations sent by HHA to DDRC which size is 64 bytes", "BriefDescription": "The number of read operations sent by HHA to DDRC which size is 64 bytes",
"PublicDescription": "The number of read operations sent by HHA to DDRC which size is 64bytes", "PublicDescription": "The number of read operations sent by HHA to DDRC which size is 64bytes",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x1d", "EventCode": "0x1d",
"EventName": "uncore_hisi_hha.wr_ddr_64b", "EventName": "uncore_hisi_hha.wr_ddr_64b",
"BriefDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes", "BriefDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes",
"PublicDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes", "PublicDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x1e", "EventCode": "0x1e",
"EventName": "uncore_hisi_hha.rd_ddr_128b", "EventName": "uncore_hisi_hha.rd_ddr_128b",
"BriefDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes", "BriefDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes",
"PublicDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes", "PublicDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x1f", "EventCode": "0x1f",
"EventName": "uncore_hisi_hha.wr_ddr_128b", "EventName": "uncore_hisi_hha.wr_ddr_128b",
"BriefDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes", "BriefDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes",
"PublicDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes", "PublicDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x20", "EventCode": "0x20",
"EventName": "uncore_hisi_hha.spill_num", "EventName": "uncore_hisi_hha.spill_num",
"BriefDescription": "Count of the number of spill operations that the HHA has sent", "BriefDescription": "Count of the number of spill operations that the HHA has sent",
"PublicDescription": "Count of the number of spill operations that the HHA has sent", "PublicDescription": "Count of the number of spill operations that the HHA has sent",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, },
{ {
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "uncore_hisi_hha.spill_success", "EventName": "uncore_hisi_hha.spill_success",
"BriefDescription": "Count of the number of successful spill operations that the HHA has sent", "BriefDescription": "Count of the number of successful spill operations that the HHA has sent",
"PublicDescription": "Count of the number of successful spill operations that the HHA has sent", "PublicDescription": "Count of the number of successful spill operations that the HHA has sent",
"Unit": "hisi_sccl,hha", "Unit": "hisi_sccl,hha"
}, }
] ]
tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-l3c.json
View file @ a44e4f3a
...@@ -4,90 +4,90 @@ ...@@ -4,90 +4,90 @@
"EventName": "uncore_hisi_l3c.rd_cpipe", "EventName": "uncore_hisi_l3c.rd_cpipe",
"BriefDescription": "Total read accesses", "BriefDescription": "Total read accesses",
"PublicDescription": "Total read accesses", "PublicDescription": "Total read accesses",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x01", "EventCode": "0x01",
"EventName": "uncore_hisi_l3c.wr_cpipe", "EventName": "uncore_hisi_l3c.wr_cpipe",
"BriefDescription": "Total write accesses", "BriefDescription": "Total write accesses",
"PublicDescription": "Total write accesses", "PublicDescription": "Total write accesses",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x02", "EventCode": "0x02",
"EventName": "uncore_hisi_l3c.rd_hit_cpipe", "EventName": "uncore_hisi_l3c.rd_hit_cpipe",
"BriefDescription": "Total read hits", "BriefDescription": "Total read hits",
"PublicDescription": "Total read hits", "PublicDescription": "Total read hits",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "uncore_hisi_l3c.wr_hit_cpipe", "EventName": "uncore_hisi_l3c.wr_hit_cpipe",
"BriefDescription": "Total write hits", "BriefDescription": "Total write hits",
"PublicDescription": "Total write hits", "PublicDescription": "Total write hits",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "uncore_hisi_l3c.victim_num", "EventName": "uncore_hisi_l3c.victim_num",
"BriefDescription": "l3c precharge commands", "BriefDescription": "l3c precharge commands",
"PublicDescription": "l3c precharge commands", "PublicDescription": "l3c precharge commands",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x20", "EventCode": "0x20",
"EventName": "uncore_hisi_l3c.rd_spipe", "EventName": "uncore_hisi_l3c.rd_spipe",
"BriefDescription": "Count of the number of read lines that come from this cluster of CPU core in spipe", "BriefDescription": "Count of the number of read lines that come from this cluster of CPU core in spipe",
"PublicDescription": "Count of the number of read lines that come from this cluster of CPU core in spipe", "PublicDescription": "Count of the number of read lines that come from this cluster of CPU core in spipe",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x21", "EventCode": "0x21",
"EventName": "uncore_hisi_l3c.wr_spipe", "EventName": "uncore_hisi_l3c.wr_spipe",
"BriefDescription": "Count of the number of write lines that come from this cluster of CPU core in spipe", "BriefDescription": "Count of the number of write lines that come from this cluster of CPU core in spipe",
"PublicDescription": "Count of the number of write lines that come from this cluster of CPU core in spipe", "PublicDescription": "Count of the number of write lines that come from this cluster of CPU core in spipe",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x22", "EventCode": "0x22",
"EventName": "uncore_hisi_l3c.rd_hit_spipe", "EventName": "uncore_hisi_l3c.rd_hit_spipe",
"BriefDescription": "Count of the number of read lines that hits in spipe of this L3C", "BriefDescription": "Count of the number of read lines that hits in spipe of this L3C",
"PublicDescription": "Count of the number of read lines that hits in spipe of this L3C", "PublicDescription": "Count of the number of read lines that hits in spipe of this L3C",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x23", "EventCode": "0x23",
"EventName": "uncore_hisi_l3c.wr_hit_spipe", "EventName": "uncore_hisi_l3c.wr_hit_spipe",
"BriefDescription": "Count of the number of write lines that hits in spipe of this L3C", "BriefDescription": "Count of the number of write lines that hits in spipe of this L3C",
"PublicDescription": "Count of the number of write lines that hits in spipe of this L3C", "PublicDescription": "Count of the number of write lines that hits in spipe of this L3C",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x29", "EventCode": "0x29",
"EventName": "uncore_hisi_l3c.back_invalid", "EventName": "uncore_hisi_l3c.back_invalid",
"BriefDescription": "Count of the number of L3C back invalid operations", "BriefDescription": "Count of the number of L3C back invalid operations",
"PublicDescription": "Count of the number of L3C back invalid operations", "PublicDescription": "Count of the number of L3C back invalid operations",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x40", "EventCode": "0x40",
"EventName": "uncore_hisi_l3c.retry_cpu", "EventName": "uncore_hisi_l3c.retry_cpu",
"BriefDescription": "Count of the number of retry that L3C suppresses the CPU operations", "BriefDescription": "Count of the number of retry that L3C suppresses the CPU operations",
"PublicDescription": "Count of the number of retry that L3C suppresses the CPU operations", "PublicDescription": "Count of the number of retry that L3C suppresses the CPU operations",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x41", "EventCode": "0x41",
"EventName": "uncore_hisi_l3c.retry_ring", "EventName": "uncore_hisi_l3c.retry_ring",
"BriefDescription": "Count of the number of retry that L3C suppresses the ring operations", "BriefDescription": "Count of the number of retry that L3C suppresses the ring operations",
"PublicDescription": "Count of the number of retry that L3C suppresses the ring operations", "PublicDescription": "Count of the number of retry that L3C suppresses the ring operations",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, },
{ {
"EventCode": "0x42", "EventCode": "0x42",
"EventName": "uncore_hisi_l3c.prefetch_drop", "EventName": "uncore_hisi_l3c.prefetch_drop",
"BriefDescription": "Count of the number of prefetch drops from this L3C", "BriefDescription": "Count of the number of prefetch drops from this L3C",
"PublicDescription": "Count of the number of prefetch drops from this L3C", "PublicDescription": "Count of the number of prefetch drops from this L3C",
"Unit": "hisi_sccl,l3c", "Unit": "hisi_sccl,l3c"
}, }
] ]
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7