Commit af7ec140 authored by Sebastian Reichel's avatar Sebastian Reichel Committed by Heiko Stuebner

arm64: dts: rockchip: add upper USB3 port to rock-5a

Enable full support (XHCI, EHCI, OHCI) for the upper USB3 port from
Radxa Rock 5 Model A. The lower one is already supported.
Signed-off-by: default avatarSebastian Reichel <sebastian.reichel@collabora.com>
Link: https://lore.kernel.org/r/20240408225109.128953-10-sebastian.reichel@collabora.comSigned-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent b37146b5
...@@ -697,6 +697,14 @@ regulator-state-mem { ...@@ -697,6 +697,14 @@ regulator-state-mem {
}; };
}; };
&u2phy0 {
status = "okay";
};
&u2phy0_otg {
status = "okay";
};
&u2phy2 { &u2phy2 {
status = "okay"; status = "okay";
}; };
...@@ -720,6 +728,11 @@ &uart2 { ...@@ -720,6 +728,11 @@ &uart2 {
status = "okay"; status = "okay";
}; };
&usbdp_phy0 {
status = "okay";
rockchip,dp-lane-mux = <2 3>;
};
&usb_host0_ehci { &usb_host0_ehci {
status = "okay"; status = "okay";
pinctrl-names = "default"; pinctrl-names = "default";
...@@ -730,6 +743,11 @@ &usb_host0_ohci { ...@@ -730,6 +743,11 @@ &usb_host0_ohci {
status = "okay"; status = "okay";
}; };
&usb_host0_xhci {
dr_mode = "host";
status = "okay";
};
&usb_host1_ehci { &usb_host1_ehci {
status = "okay"; status = "okay";
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment