Commit b0a3bbf9 authored by Gavin Wan's avatar Gavin Wan Committed by Alex Deucher

drm/amdgpu: Skip using MC FB Offset when APU flag is set for SRIOV.

The MC_VM_FB_OFFSET is PF only register. It cannot be read on VF.
So, the driver should not use MC_VM_FB_OFFSET address to set the
address of dev->gmc.aper_base.
Signed-off-by: default avatarGavin Wan <Gavin.Wan@amd.com>
Reviewed-by: default avatarZhigang Luo <zhigang.luo@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 63630c9e
...@@ -1644,7 +1644,8 @@ static int gmc_v9_0_mc_init(struct amdgpu_device *adev) ...@@ -1644,7 +1644,8 @@ static int gmc_v9_0_mc_init(struct amdgpu_device *adev)
*/ */
/* check whether both host-gpu and gpu-gpu xgmi links exist */ /* check whether both host-gpu and gpu-gpu xgmi links exist */
if (((adev->flags & AMD_IS_APU) && !amdgpu_passthrough(adev)) || if ((!amdgpu_sriov_vf(adev) &&
(adev->flags & AMD_IS_APU) && !amdgpu_passthrough(adev)) ||
(adev->gmc.xgmi.supported && (adev->gmc.xgmi.supported &&
adev->gmc.xgmi.connected_to_cpu)) { adev->gmc.xgmi.connected_to_cpu)) {
adev->gmc.aper_base = adev->gmc.aper_base =
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment