Commit b6927bca authored by Emil Medve's avatar Emil Medve Committed by Kumar Gala

[POWERPC] QE: Added missing CEURNR register

According to the publicly available MPC8360E RM (rev. 1 from 09/2006 and rev. 2
from 05/2007) and MPC8323E RM (rev. 1 from 09/2006), CEURNR is the QE microcode
revision number register and is located at offset 0x1b8 within the QE internal
register space
Signed-off-by: default avatarEmil Medve <Emilian.Medve@Freescale.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 0438c28f
...@@ -86,8 +86,9 @@ struct cp_qe { ...@@ -86,8 +86,9 @@ struct cp_qe {
__be16 ceexe4; /* QE external request 4 event register */ __be16 ceexe4; /* QE external request 4 event register */
u8 res11[0x2]; u8 res11[0x2];
__be16 ceexm4; /* QE external request 4 mask register */ __be16 ceexm4; /* QE external request 4 mask register */
u8 res12[0x2]; u8 res12[0x3A];
u8 res13[0x280]; __be32 ceurnr; /* QE microcode revision number register */
u8 res13[0x244];
} __attribute__ ((packed)); } __attribute__ ((packed));
/* QE Multiplexer */ /* QE Multiplexer */
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment