Commit c0392f8f authored by Alex Deucher's avatar Alex Deucher

drm/radeon: improve mclk param calcuations for ci dpm

Properly take into account the post divider.
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 21b8a369
...@@ -2409,10 +2409,10 @@ static int ci_calculate_mclk_params(struct radeon_device *rdev, ...@@ -2409,10 +2409,10 @@ static int ci_calculate_mclk_params(struct radeon_device *rdev,
u32 tmp; u32 tmp;
u32 reference_clock = rdev->clock.mpll.reference_freq; u32 reference_clock = rdev->clock.mpll.reference_freq;
if (pi->mem_gddr5) if (mpll_param.qdr == 1)
freq_nom = memory_clock * 4; freq_nom = memory_clock * 4 * (1 << mpll_param.post_div);
else else
freq_nom = memory_clock * 2; freq_nom = memory_clock * 2 * (1 << mpll_param.post_div);
tmp = (freq_nom / reference_clock); tmp = (freq_nom / reference_clock);
tmp = tmp * tmp; tmp = tmp * tmp;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment