Commit c1c14957 authored by Aaron Brice's avatar Aaron Brice Committed by Mark Brown

spi: fsl-dspi: Add cs-sck delays

Adding fsl,spi-cs-sck-delay and fsl,spi-sck-cs-delay properties to
support delays before and after starting the clock in a transfer.
Signed-off-by: default avatarAaron Brice <aaron.brice@datasoft.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 6fd63087
...@@ -16,6 +16,12 @@ Optional property: ...@@ -16,6 +16,12 @@ Optional property:
in big endian mode, otherwise in native mode(same with CPU), for more in big endian mode, otherwise in native mode(same with CPU), for more
detail please see: Documentation/devicetree/bindings/regmap/regmap.txt. detail please see: Documentation/devicetree/bindings/regmap/regmap.txt.
Optional SPI slave node properties:
- fsl,spi-cs-sck-delay: a delay in nanoseconds between activating chip
select and the start of clock signal, at the start of a transfer.
- fsl,spi-sck-cs-delay: a delay in nanoseconds between stopping the clock
signal and deactivating chip select, at the end of a transfer.
Example: Example:
dspi0@4002c000 { dspi0@4002c000 {
...@@ -43,6 +49,8 @@ dspi0@4002c000 { ...@@ -43,6 +49,8 @@ dspi0@4002c000 {
reg = <0>; reg = <0>;
linux,modalias = "m25p80"; linux,modalias = "m25p80";
modal = "at26df081a"; modal = "at26df081a";
fsl,spi-cs-sck-delay = <100>;
fsl,spi-sck-cs-delay = <50>;
}; };
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment