Commit ca596295 authored by Konrad Dybcio's avatar Konrad Dybcio Committed by Thomas Gleixner

dt-bindings: interrupt-controller: mpm: Pass MSG RAM slice through phandle

Due to the wild nature of the Qualcomm RPM Message RAM, the kernel can't
really use 'reg' to point to the MPM's slice of Message RAM without cutting
into an already-defined RPM MSG RAM node used for GLINK and SMEM.

Document passing the register space as a slice of SRAM through the
qcom,rpm-msg-ram property. This also makes 'reg' deprecated.
Signed-off-by: default avatarKonrad Dybcio <konrad.dybcio@linaro.org>
Signed-off-by: default avatarThomas Gleixner <tglx@linutronix.de>
Reviewed-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20230328-topic-msgram_mpm-v7-1-6ee2bfeaac2c@linaro.org
parent 1cf0697a
...@@ -29,6 +29,12 @@ properties: ...@@ -29,6 +29,12 @@ properties:
maxItems: 1 maxItems: 1
description: description:
Specifies the base address and size of vMPM registers in RPM MSG RAM. Specifies the base address and size of vMPM registers in RPM MSG RAM.
deprecated: true
qcom,rpm-msg-ram:
$ref: /schemas/types.yaml#/definitions/phandle
description:
Phandle to the APSS MPM slice of the RPM Message RAM
interrupts: interrupts:
maxItems: 1 maxItems: 1
...@@ -64,23 +70,35 @@ properties: ...@@ -64,23 +70,35 @@ properties:
required: required:
- compatible - compatible
- reg
- interrupts - interrupts
- mboxes - mboxes
- interrupt-controller - interrupt-controller
- '#interrupt-cells' - '#interrupt-cells'
- qcom,mpm-pin-count - qcom,mpm-pin-count
- qcom,mpm-pin-map - qcom,mpm-pin-map
- qcom,rpm-msg-ram
additionalProperties: false additionalProperties: false
examples: examples:
- | - |
#include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/interrupt-controller/arm-gic.h>
mpm: interrupt-controller@45f01b8 {
remoteproc-rpm {
compatible = "qcom,msm8998-rpm-proc", "qcom,rpm-proc";
glink-edge {
compatible = "qcom,glink-rpm";
interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
qcom,rpm-msg-ram = <&rpm_msg_ram>;
mboxes = <&apcs_glb 0>;
};
mpm: interrupt-controller {
compatible = "qcom,mpm"; compatible = "qcom,mpm";
qcom,rpm-msg-ram = <&apss_mpm>;
interrupts = <GIC_SPI 197 IRQ_TYPE_EDGE_RISING>; interrupts = <GIC_SPI 197 IRQ_TYPE_EDGE_RISING>;
reg = <0x45f01b8 0x1000>;
mboxes = <&apcs_glb 1>; mboxes = <&apcs_glb 1>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <2>; #interrupt-cells = <2>;
...@@ -91,6 +109,6 @@ examples: ...@@ -91,6 +109,6 @@ examples:
<12 422>, <12 422>,
<24 79>, <24 79>,
<86 183>, <86 183>,
<90 260>,
<91 260>; <91 260>;
}; };
};
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment