Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
cd459e77
Commit
cd459e77
authored
Aug 20, 2015
by
Ben Skeggs
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
drm/nouveau/sw/nv04: replace direct context access with GetRef method
Signed-off-by:
Ben Skeggs
<
bskeggs@redhat.com
>
parent
1d2a1e53
Changes
5
Hide whitespace changes
Inline
Side-by-side
Showing
5 changed files
with
65 additions
and
10 deletions
+65
-10
drivers/gpu/drm/nouveau/include/nvif/class.h
drivers/gpu/drm/nouveau/include/nvif/class.h
+12
-0
drivers/gpu/drm/nouveau/include/nvif/device.h
drivers/gpu/drm/nouveau/include/nvif/device.h
+0
-1
drivers/gpu/drm/nouveau/include/nvkm/engine/fifo.h
drivers/gpu/drm/nouveau/include/nvkm/engine/fifo.h
+0
-1
drivers/gpu/drm/nouveau/nv04_fence.c
drivers/gpu/drm/nouveau/nv04_fence.c
+4
-2
drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c
drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c
+49
-6
No files found.
drivers/gpu/drm/nouveau/include/nvif/class.h
View file @
cd459e77
...
@@ -580,6 +580,18 @@ struct nv50_disp_overlay_v0 {
...
@@ -580,6 +580,18 @@ struct nv50_disp_overlay_v0 {
#define NV50_DISP_OVERLAY_V0_NTFY_UEVENT 0x00
#define NV50_DISP_OVERLAY_V0_NTFY_UEVENT 0x00
/*******************************************************************************
* software
******************************************************************************/
#define NV04_NVSW_GET_REF 0x00
struct
nv04_nvsw_get_ref_v0
{
__u8
version
;
__u8
pad01
[
3
];
__u32
ref
;
};
/*******************************************************************************
/*******************************************************************************
* fermi
* fermi
******************************************************************************/
******************************************************************************/
...
...
drivers/gpu/drm/nouveau/include/nvif/device.h
View file @
cd459e77
...
@@ -65,6 +65,5 @@ u64 nvif_device_time(struct nvif_device *);
...
@@ -65,6 +65,5 @@ u64 nvif_device_time(struct nvif_device *);
#include <engine/sw.h>
#include <engine/sw.h>
#define nvxx_fifo(a) nvkm_fifo(nvxx_device(a))
#define nvxx_fifo(a) nvkm_fifo(nvxx_device(a))
#define nvxx_fifo_chan(a) ((struct nvkm_fifo_chan *)nvxx_object(a))
#define nvxx_gr(a) nvkm_gr(nvxx_device(a))
#define nvxx_gr(a) nvkm_gr(nvxx_device(a))
#endif
#endif
drivers/gpu/drm/nouveau/include/nvkm/engine/fifo.h
View file @
cd459e77
...
@@ -9,7 +9,6 @@ struct nvkm_fifo_chan {
...
@@ -9,7 +9,6 @@ struct nvkm_fifo_chan {
u64
addr
;
u64
addr
;
u32
size
;
u32
size
;
u16
chid
;
u16
chid
;
atomic_t
refcnt
;
/* NV04_NVSW_SET_REF */
};
};
static
inline
struct
nvkm_fifo_chan
*
static
inline
struct
nvkm_fifo_chan
*
...
...
drivers/gpu/drm/nouveau/nv04_fence.c
View file @
cd459e77
...
@@ -57,8 +57,10 @@ nv04_fence_sync(struct nouveau_fence *fence,
...
@@ -57,8 +57,10 @@ nv04_fence_sync(struct nouveau_fence *fence,
static
u32
static
u32
nv04_fence_read
(
struct
nouveau_channel
*
chan
)
nv04_fence_read
(
struct
nouveau_channel
*
chan
)
{
{
struct
nvkm_fifo_chan
*
fifo
=
nvxx_fifo_chan
(
&
chan
->
user
);
struct
nv04_nvsw_get_ref_v0
args
=
{};
return
atomic_read
(
&
fifo
->
refcnt
);
WARN_ON
(
nvif_object_mthd
(
&
chan
->
nvsw
,
NV04_NVSW_GET_REF
,
&
args
,
sizeof
(
args
)));
return
args
.
ref
;
}
}
static
void
static
void
...
...
drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c
View file @
cd459e77
...
@@ -22,9 +22,15 @@
...
@@ -22,9 +22,15 @@
* Authors: Ben Skeggs
* Authors: Ben Skeggs
*/
*/
#include <engine/sw.h>
#include <engine/sw.h>
#include <engine/fifo.h>
#include <nvif/class.h>
#include <nvif/ioctl.h>
#include <nvif/ioctl.h>
#include <nvif/unpack.h>
struct
nv04_sw_chan
{
struct
nvkm_sw_chan
base
;
atomic_t
ref
;
};
/*******************************************************************************
/*******************************************************************************
* software object classes
* software object classes
...
@@ -33,9 +39,8 @@
...
@@ -33,9 +39,8 @@
static
int
static
int
nv04_sw_set_ref
(
struct
nvkm_object
*
object
,
u32
mthd
,
void
*
data
,
u32
size
)
nv04_sw_set_ref
(
struct
nvkm_object
*
object
,
u32
mthd
,
void
*
data
,
u32
size
)
{
{
struct
nvkm_object
*
channel
=
(
void
*
)
nv_engctx
(
object
->
parent
);
struct
nv04_sw_chan
*
chan
=
(
void
*
)
nv_engctx
(
object
->
parent
);
struct
nvkm_fifo_chan
*
fifo
=
(
void
*
)
channel
->
parent
;
atomic_set
(
&
chan
->
ref
,
*
(
u32
*
)
data
);
atomic_set
(
&
fifo
->
refcnt
,
*
(
u32
*
)
data
);
return
0
;
return
0
;
}
}
...
@@ -55,9 +60,46 @@ nv04_sw_omthds[] = {
...
@@ -55,9 +60,46 @@ nv04_sw_omthds[] = {
{}
{}
};
};
static
int
nv04_sw_mthd_get_ref
(
struct
nvkm_object
*
object
,
void
*
data
,
u32
size
)
{
struct
nv04_sw_chan
*
chan
=
(
void
*
)
object
->
parent
;
union
{
struct
nv04_nvsw_get_ref_v0
v0
;
}
*
args
=
data
;
int
ret
;
if
(
nvif_unpack
(
args
->
v0
,
0
,
0
,
false
))
{
args
->
v0
.
ref
=
atomic_read
(
&
chan
->
ref
);
}
return
ret
;
}
static
int
nv04_sw_mthd
(
struct
nvkm_object
*
object
,
u32
mthd
,
void
*
data
,
u32
size
)
{
switch
(
mthd
)
{
case
NV04_NVSW_GET_REF
:
return
nv04_sw_mthd_get_ref
(
object
,
data
,
size
);
default:
break
;
}
return
-
EINVAL
;
}
static
struct
nvkm_ofuncs
nv04_sw_ofuncs
=
{
.
ctor
=
_nvkm_object_ctor
,
.
dtor
=
nvkm_object_destroy
,
.
init
=
_nvkm_object_init
,
.
fini
=
_nvkm_object_fini
,
.
mthd
=
nv04_sw_mthd
,
};
static
struct
nvkm_oclass
static
struct
nvkm_oclass
nv04_sw_sclass
[]
=
{
nv04_sw_sclass
[]
=
{
{
NVIF_IOCTL_NEW_V0_SW_NV04
,
&
nv
km_object
_ofuncs
,
nv04_sw_omthds
},
{
NVIF_IOCTL_NEW_V0_SW_NV04
,
&
nv
04_sw
_ofuncs
,
nv04_sw_omthds
},
{}
{}
};
};
...
@@ -70,7 +112,7 @@ nv04_sw_context_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
...
@@ -70,7 +112,7 @@ nv04_sw_context_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
struct
nvkm_oclass
*
oclass
,
void
*
data
,
u32
size
,
struct
nvkm_oclass
*
oclass
,
void
*
data
,
u32
size
,
struct
nvkm_object
**
pobject
)
struct
nvkm_object
**
pobject
)
{
{
struct
nv
km
_sw_chan
*
chan
;
struct
nv
04
_sw_chan
*
chan
;
int
ret
;
int
ret
;
ret
=
nvkm_sw_context_create
(
parent
,
engine
,
oclass
,
&
chan
);
ret
=
nvkm_sw_context_create
(
parent
,
engine
,
oclass
,
&
chan
);
...
@@ -78,6 +120,7 @@ nv04_sw_context_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
...
@@ -78,6 +120,7 @@ nv04_sw_context_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
if
(
ret
)
if
(
ret
)
return
ret
;
return
ret
;
atomic_set
(
&
chan
->
ref
,
0
);
return
0
;
return
0
;
}
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment