Skip to content

L
linux
Commit d0279204 authored by Alex Deucher's avatar Alex Deucher
Browse files
Options

drm/amdgpu: add GC 10.3 NOALLOC registers 

This adds the NOALLOC registers.
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 8d96a590
Show whitespace changes
Inline Side-by-side
Showing with 36 additions and 0 deletions
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h
View file @ d0279204
...@@ -1859,6 +1859,7 @@ ...@@ -1859,6 +1859,7 @@
#define mmGCMC_SHARED_VIRT_RESET_REQ2_DEFAULT 0x00000000 #define mmGCMC_SHARED_VIRT_RESET_REQ2_DEFAULT 0x00000000
#define mmGCMC_VM_XGMI_LFB_CNTL_DEFAULT 0x00000000 #define mmGCMC_VM_XGMI_LFB_CNTL_DEFAULT 0x00000000
#define mmGCMC_VM_XGMI_LFB_SIZE_DEFAULT 0x00000000 #define mmGCMC_VM_XGMI_LFB_SIZE_DEFAULT 0x00000000
#define mmGCMC_VM_FB_NOALLOC_CNTL_DEFAULT 0x00000000
#define mmGCUTCL2_HARVEST_BYPASS_GROUPS_DEFAULT 0x00000000 #define mmGCUTCL2_HARVEST_BYPASS_GROUPS_DEFAULT 0x00000000
......
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h
View file @ d0279204
...@@ -3661,6 +3661,8 @@ ...@@ -3661,6 +3661,8 @@
#define mmGCMC_VM_XGMI_LFB_CNTL_BASE_IDX 0 #define mmGCMC_VM_XGMI_LFB_CNTL_BASE_IDX 0
#define mmGCMC_VM_XGMI_LFB_SIZE 0x16f8 #define mmGCMC_VM_XGMI_LFB_SIZE 0x16f8
#define mmGCMC_VM_XGMI_LFB_SIZE_BASE_IDX 0 #define mmGCMC_VM_XGMI_LFB_SIZE_BASE_IDX 0
#define mmGCMC_VM_FB_NOALLOC_CNTL 0x16f9
#define mmGCMC_VM_FB_NOALLOC_CNTL_BASE_IDX 0
#define mmGCUTCL2_HARVEST_BYPASS_GROUPS 0x16fa #define mmGCUTCL2_HARVEST_BYPASS_GROUPS 0x16fa
#define mmGCUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX 0 #define mmGCUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX 0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h
View file @ d0279204
...@@ -612,6 +612,7 @@ ...@@ -612,6 +612,7 @@
#define SDMA0_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10 #define SDMA0_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10
#define SDMA0_UTCL1_PAGE__USE_BC__SHIFT 0x16 #define SDMA0_UTCL1_PAGE__USE_BC__SHIFT 0x16
#define SDMA0_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17 #define SDMA0_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17
#define SDMA0_UTCL1_PAGE__LLC_NOALLOC__SHIFT 0x18
#define SDMA0_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L #define SDMA0_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L
#define SDMA0_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL #define SDMA0_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL
#define SDMA0_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L #define SDMA0_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L
...@@ -622,6 +623,7 @@ ...@@ -622,6 +623,7 @@
#define SDMA0_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L #define SDMA0_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L
#define SDMA0_UTCL1_PAGE__USE_BC_MASK 0x00400000L #define SDMA0_UTCL1_PAGE__USE_BC_MASK 0x00400000L
#define SDMA0_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L #define SDMA0_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L
#define SDMA0_UTCL1_PAGE__LLC_NOALLOC_MASK 0x01000000L
//SDMA0_RELAX_ORDERING_LUT //SDMA0_RELAX_ORDERING_LUT
#define SDMA0_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0 #define SDMA0_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0
#define SDMA0_RELAX_ORDERING_LUT__COPY__SHIFT 0x1 #define SDMA0_RELAX_ORDERING_LUT__COPY__SHIFT 0x1
...@@ -3484,6 +3486,7 @@ ...@@ -3484,6 +3486,7 @@
#define SDMA1_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10 #define SDMA1_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10
#define SDMA1_UTCL1_PAGE__USE_BC__SHIFT 0x16 #define SDMA1_UTCL1_PAGE__USE_BC__SHIFT 0x16
#define SDMA1_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17 #define SDMA1_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17
#define SDMA1_UTCL1_PAGE__LLC_NOALLOC__SHIFT 0x18
#define SDMA1_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L #define SDMA1_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L
#define SDMA1_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL #define SDMA1_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL
#define SDMA1_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L #define SDMA1_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L
...@@ -3494,6 +3497,7 @@ ...@@ -3494,6 +3497,7 @@
#define SDMA1_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L #define SDMA1_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L
#define SDMA1_UTCL1_PAGE__USE_BC_MASK 0x00400000L #define SDMA1_UTCL1_PAGE__USE_BC_MASK 0x00400000L
#define SDMA1_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L #define SDMA1_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L
#define SDMA1_UTCL1_PAGE__LLC_NOALLOC_MASK 0x01000000L
//SDMA1_RELAX_ORDERING_LUT //SDMA1_RELAX_ORDERING_LUT
#define SDMA1_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0 #define SDMA1_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0
#define SDMA1_RELAX_ORDERING_LUT__COPY__SHIFT 0x1 #define SDMA1_RELAX_ORDERING_LUT__COPY__SHIFT 0x1
...@@ -7284,6 +7288,7 @@ ...@@ -7284,6 +7288,7 @@
#define WD_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT 0x1b #define WD_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT 0x1b
#define WD_UTCL1_CNTL__FORCE_SNOOP__SHIFT 0x1c #define WD_UTCL1_CNTL__FORCE_SNOOP__SHIFT 0x1c
#define WD_UTCL1_CNTL__MTYPE_OVERRIDE__SHIFT 0x1d #define WD_UTCL1_CNTL__MTYPE_OVERRIDE__SHIFT 0x1d
#define WD_UTCL1_CNTL__LLC_NOALLOC_OVERRIDE__SHIFT 0x1e
#define WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000FFFFFL #define WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000FFFFFL
#define WD_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L #define WD_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L
#define WD_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L #define WD_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
...@@ -7292,6 +7297,7 @@ ...@@ -7292,6 +7297,7 @@
#define WD_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L #define WD_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define WD_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L #define WD_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define WD_UTCL1_CNTL__MTYPE_OVERRIDE_MASK 0x20000000L #define WD_UTCL1_CNTL__MTYPE_OVERRIDE_MASK 0x20000000L
#define WD_UTCL1_CNTL__LLC_NOALLOC_OVERRIDE_MASK 0x40000000L
//WD_UTCL1_STATUS //WD_UTCL1_STATUS
#define WD_UTCL1_STATUS__FAULT_DETECTED__SHIFT 0x0 #define WD_UTCL1_STATUS__FAULT_DETECTED__SHIFT 0x0
#define WD_UTCL1_STATUS__RETRY_DETECTED__SHIFT 0x1 #define WD_UTCL1_STATUS__RETRY_DETECTED__SHIFT 0x1
...@@ -7321,6 +7327,7 @@ ...@@ -7321,6 +7327,7 @@
#define IA_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT 0x1b #define IA_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT 0x1b
#define IA_UTCL1_CNTL__FORCE_SNOOP__SHIFT 0x1c #define IA_UTCL1_CNTL__FORCE_SNOOP__SHIFT 0x1c
#define IA_UTCL1_CNTL__MTYPE_OVERRIDE__SHIFT 0x1d #define IA_UTCL1_CNTL__MTYPE_OVERRIDE__SHIFT 0x1d
#define IA_UTCL1_CNTL__LLC_NOALLOC_OVERRIDE__SHIFT 0x1e
#define IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000FFFFFL #define IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000FFFFFL
#define IA_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L #define IA_UTCL1_CNTL__VMID_RESET_MODE_MASK 0x00800000L
#define IA_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L #define IA_UTCL1_CNTL__DROP_MODE_MASK 0x01000000L
...@@ -7329,6 +7336,7 @@ ...@@ -7329,6 +7336,7 @@
#define IA_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L #define IA_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK 0x08000000L
#define IA_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L #define IA_UTCL1_CNTL__FORCE_SNOOP_MASK 0x10000000L
#define IA_UTCL1_CNTL__MTYPE_OVERRIDE_MASK 0x20000000L #define IA_UTCL1_CNTL__MTYPE_OVERRIDE_MASK 0x20000000L
#define IA_UTCL1_CNTL__LLC_NOALLOC_OVERRIDE_MASK 0x40000000L
//IA_UTCL1_STATUS //IA_UTCL1_STATUS
#define IA_UTCL1_STATUS__FAULT_DETECTED__SHIFT 0x0 #define IA_UTCL1_STATUS__FAULT_DETECTED__SHIFT 0x0
#define IA_UTCL1_STATUS__RETRY_DETECTED__SHIFT 0x1 #define IA_UTCL1_STATUS__RETRY_DETECTED__SHIFT 0x1
...@@ -13584,6 +13592,13 @@ ...@@ -13584,6 +13592,13 @@
//GCMC_VM_XGMI_LFB_SIZE //GCMC_VM_XGMI_LFB_SIZE
#define GCMC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE__SHIFT 0x0 #define GCMC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE__SHIFT 0x0
#define GCMC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE_MASK 0x0001FFFFL #define GCMC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE_MASK 0x0001FFFFL
//GCMC_VM_FB_NOALLOC_CNTL
#define GCMC_VM_FB_NOALLOC_CNTL__LOCAL_FB_NOALLOC_NOPTE__SHIFT 0x0
#define GCMC_VM_FB_NOALLOC_CNTL__REMOTE_FB_NOALLOC_NOPTE__SHIFT 0x1
#define GCMC_VM_FB_NOALLOC_CNTL__FB_NOALLOC_WALKER_FETCH__SHIFT 0x2
#define GCMC_VM_FB_NOALLOC_CNTL__LOCAL_FB_NOALLOC_NOPTE_MASK 0x00000001L
#define GCMC_VM_FB_NOALLOC_CNTL__REMOTE_FB_NOALLOC_NOPTE_MASK 0x00000002L
#define GCMC_VM_FB_NOALLOC_CNTL__FB_NOALLOC_WALKER_FETCH_MASK 0x00000004L
//GCUTCL2_HARVEST_BYPASS_GROUPS //GCUTCL2_HARVEST_BYPASS_GROUPS
#define GCUTCL2_HARVEST_BYPASS_GROUPS__BYPASS_GROUPS__SHIFT 0x0 #define GCUTCL2_HARVEST_BYPASS_GROUPS__BYPASS_GROUPS__SHIFT 0x0
#define GCUTCL2_HARVEST_BYPASS_GROUPS__BYPASS_GROUPS_MASK 0xFFFFFFFFL #define GCUTCL2_HARVEST_BYPASS_GROUPS__BYPASS_GROUPS_MASK 0xFFFFFFFFL
...@@ -20063,6 +20078,10 @@ ...@@ -20063,6 +20078,10 @@
#define DB_RMI_L2_CACHE_CONTROL__HTILE_RD_POLICY__SHIFT 0x14 #define DB_RMI_L2_CACHE_CONTROL__HTILE_RD_POLICY__SHIFT 0x14
#define DB_RMI_L2_CACHE_CONTROL__Z_BIG_PAGE__SHIFT 0x18 #define DB_RMI_L2_CACHE_CONTROL__Z_BIG_PAGE__SHIFT 0x18
#define DB_RMI_L2_CACHE_CONTROL__S_BIG_PAGE__SHIFT 0x19 #define DB_RMI_L2_CACHE_CONTROL__S_BIG_PAGE__SHIFT 0x19
#define DB_RMI_L2_CACHE_CONTROL__Z_NOALLOC__SHIFT 0x1a
#define DB_RMI_L2_CACHE_CONTROL__S_NOALLOC__SHIFT 0x1b
#define DB_RMI_L2_CACHE_CONTROL__HTILE_NOALLOC__SHIFT 0x1c
#define DB_RMI_L2_CACHE_CONTROL__ZPCPSD_NOALLOC__SHIFT 0x1d
#define DB_RMI_L2_CACHE_CONTROL__Z_WR_POLICY_MASK 0x00000003L #define DB_RMI_L2_CACHE_CONTROL__Z_WR_POLICY_MASK 0x00000003L
#define DB_RMI_L2_CACHE_CONTROL__S_WR_POLICY_MASK 0x0000000CL #define DB_RMI_L2_CACHE_CONTROL__S_WR_POLICY_MASK 0x0000000CL
#define DB_RMI_L2_CACHE_CONTROL__HTILE_WR_POLICY_MASK 0x00000030L #define DB_RMI_L2_CACHE_CONTROL__HTILE_WR_POLICY_MASK 0x00000030L
...@@ -20072,6 +20091,10 @@ ...@@ -20072,6 +20091,10 @@
#define DB_RMI_L2_CACHE_CONTROL__HTILE_RD_POLICY_MASK 0x00300000L #define DB_RMI_L2_CACHE_CONTROL__HTILE_RD_POLICY_MASK 0x00300000L
#define DB_RMI_L2_CACHE_CONTROL__Z_BIG_PAGE_MASK 0x01000000L #define DB_RMI_L2_CACHE_CONTROL__Z_BIG_PAGE_MASK 0x01000000L
#define DB_RMI_L2_CACHE_CONTROL__S_BIG_PAGE_MASK 0x02000000L #define DB_RMI_L2_CACHE_CONTROL__S_BIG_PAGE_MASK 0x02000000L
#define DB_RMI_L2_CACHE_CONTROL__Z_NOALLOC_MASK 0x04000000L
#define DB_RMI_L2_CACHE_CONTROL__S_NOALLOC_MASK 0x08000000L
#define DB_RMI_L2_CACHE_CONTROL__HTILE_NOALLOC_MASK 0x10000000L
#define DB_RMI_L2_CACHE_CONTROL__ZPCPSD_NOALLOC_MASK 0x20000000L
//TA_BC_BASE_ADDR //TA_BC_BASE_ADDR
#define TA_BC_BASE_ADDR__ADDRESS__SHIFT 0x0 #define TA_BC_BASE_ADDR__ADDRESS__SHIFT 0x0
#define TA_BC_BASE_ADDR__ADDRESS_MASK 0xFFFFFFFFL #define TA_BC_BASE_ADDR__ADDRESS_MASK 0xFFFFFFFFL
...@@ -32705,6 +32728,8 @@ ...@@ -32705,6 +32728,8 @@
#define RLC_SPM_MC_CNTL__RLC_SPM_VOL__SHIFT 0xe #define RLC_SPM_MC_CNTL__RLC_SPM_VOL__SHIFT 0xe
#define RLC_SPM_MC_CNTL__RLC_SPM_NOFILL__SHIFT 0xf #define RLC_SPM_MC_CNTL__RLC_SPM_NOFILL__SHIFT 0xf
#define RLC_SPM_MC_CNTL__RESERVED_3__SHIFT 0x10 #define RLC_SPM_MC_CNTL__RESERVED_3__SHIFT 0x10
#define RLC_SPM_MC_CNTL__RLC_SPM_LLC_NOALLOC__SHIFT 0x12
#define RLC_SPM_MC_CNTL__RLC_SPM_LLC_NOALLOC_OVER__SHIFT 0x13
#define RLC_SPM_MC_CNTL__RESERVED__SHIFT 0x14 #define RLC_SPM_MC_CNTL__RESERVED__SHIFT 0x14
#define RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK 0x0000000FL #define RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK 0x0000000FL
#define RLC_SPM_MC_CNTL__RLC_SPM_POLICY_MASK 0x00000030L #define RLC_SPM_MC_CNTL__RLC_SPM_POLICY_MASK 0x00000030L
...@@ -32717,6 +32742,8 @@ ...@@ -32717,6 +32742,8 @@
#define RLC_SPM_MC_CNTL__RLC_SPM_VOL_MASK 0x00004000L #define RLC_SPM_MC_CNTL__RLC_SPM_VOL_MASK 0x00004000L
#define RLC_SPM_MC_CNTL__RLC_SPM_NOFILL_MASK 0x00008000L #define RLC_SPM_MC_CNTL__RLC_SPM_NOFILL_MASK 0x00008000L
#define RLC_SPM_MC_CNTL__RESERVED_3_MASK 0x00030000L #define RLC_SPM_MC_CNTL__RESERVED_3_MASK 0x00030000L
#define RLC_SPM_MC_CNTL__RLC_SPM_LLC_NOALLOC_MASK 0x00040000L
#define RLC_SPM_MC_CNTL__RLC_SPM_LLC_NOALLOC_OVER_MASK 0x00080000L
#define RLC_SPM_MC_CNTL__RESERVED_MASK 0xFFF00000L #define RLC_SPM_MC_CNTL__RESERVED_MASK 0xFFF00000L
//RLC_SPM_INT_CNTL //RLC_SPM_INT_CNTL
#define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL__SHIFT 0x0 #define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL__SHIFT 0x0
...@@ -37158,6 +37185,7 @@ ...@@ -37158,6 +37185,7 @@
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE__SHIFT 0x12 #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE__SHIFT 0x12
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG__SHIFT 0x15 #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG__SHIFT 0x15
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK__SHIFT 0x16 #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK__SHIFT 0x16
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__LLC_NOALLOC__SHIFT 0x18
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK__SHIFT 0x1f #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK__SHIFT 0x1f
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ADDR_MASK 0x0000000FL #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ADDR_MASK 0x0000000FL
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PERMS_MASK 0x00000070L #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PERMS_MASK 0x00000070L
...@@ -37169,6 +37197,7 @@ ...@@ -37169,6 +37197,7 @@
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE_MASK 0x001C0000L #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE_MASK 0x001C0000L
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG_MASK 0x00200000L #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG_MASK 0x00200000L
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK_MASK 0x00C00000L #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK_MASK 0x00C00000L
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__LLC_NOALLOC_MASK 0x01000000L
#define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK_MASK 0x80000000L #define GCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK_MASK 0x80000000L
...@@ -37761,6 +37790,7 @@ ...@@ -37761,6 +37790,7 @@
#define SDMA2_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10 #define SDMA2_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10
#define SDMA2_UTCL1_PAGE__USE_BC__SHIFT 0x16 #define SDMA2_UTCL1_PAGE__USE_BC__SHIFT 0x16
#define SDMA2_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17 #define SDMA2_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17
#define SDMA2_UTCL1_PAGE__LLC_NOALLOC__SHIFT 0x18
#define SDMA2_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L #define SDMA2_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L
#define SDMA2_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL #define SDMA2_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL
#define SDMA2_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L #define SDMA2_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L
...@@ -37771,6 +37801,7 @@ ...@@ -37771,6 +37801,7 @@
#define SDMA2_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L #define SDMA2_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L
#define SDMA2_UTCL1_PAGE__USE_BC_MASK 0x00400000L #define SDMA2_UTCL1_PAGE__USE_BC_MASK 0x00400000L
#define SDMA2_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L #define SDMA2_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L
#define SDMA2_UTCL1_PAGE__LLC_NOALLOC_MASK 0x01000000L
//SDMA2_RELAX_ORDERING_LUT //SDMA2_RELAX_ORDERING_LUT
#define SDMA2_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0 #define SDMA2_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0
#define SDMA2_RELAX_ORDERING_LUT__COPY__SHIFT 0x1 #define SDMA2_RELAX_ORDERING_LUT__COPY__SHIFT 0x1
...@@ -40633,6 +40664,7 @@ ...@@ -40633,6 +40664,7 @@
#define SDMA3_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10 #define SDMA3_UTCL1_PAGE__DMA_PAGE_SIZE__SHIFT 0x10
#define SDMA3_UTCL1_PAGE__USE_BC__SHIFT 0x16 #define SDMA3_UTCL1_PAGE__USE_BC__SHIFT 0x16
#define SDMA3_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17 #define SDMA3_UTCL1_PAGE__ADDR_IS_PA__SHIFT 0x17
#define SDMA3_UTCL1_PAGE__LLC_NOALLOC__SHIFT 0x18
#define SDMA3_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L #define SDMA3_UTCL1_PAGE__VM_HOLE_MASK 0x00000001L
#define SDMA3_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL #define SDMA3_UTCL1_PAGE__REQ_TYPE_MASK 0x0000001EL
#define SDMA3_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L #define SDMA3_UTCL1_PAGE__USE_MTYPE_MASK 0x000003C0L
...@@ -40643,6 +40675,7 @@ ...@@ -40643,6 +40675,7 @@
#define SDMA3_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L #define SDMA3_UTCL1_PAGE__DMA_PAGE_SIZE_MASK 0x003F0000L
#define SDMA3_UTCL1_PAGE__USE_BC_MASK 0x00400000L #define SDMA3_UTCL1_PAGE__USE_BC_MASK 0x00400000L
#define SDMA3_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L #define SDMA3_UTCL1_PAGE__ADDR_IS_PA_MASK 0x00800000L
#define SDMA3_UTCL1_PAGE__LLC_NOALLOC_MASK 0x01000000L
//SDMA3_RELAX_ORDERING_LUT //SDMA3_RELAX_ORDERING_LUT
#define SDMA3_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0 #define SDMA3_RELAX_ORDERING_LUT__RESERVED0__SHIFT 0x0
#define SDMA3_RELAX_ORDERING_LUT__COPY__SHIFT 0x1 #define SDMA3_RELAX_ORDERING_LUT__COPY__SHIFT 0x1
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7