Skip to content

L
linux
Commit d6d854cc authored by Patrice Chotard's avatar Patrice Chotard
Browse files
Options

ARM: dts: STi: Fix bindings notation 

Remove leading 0x and 0s from bindings notation
Add missing unit-address and remove some which are useless.

This allows to fix several warnings like :

Warning (unit_address_vs_reg): Node XXXX has a reg or ranges property, but no unit name
Warning (simple_bus_reg): Node XXXX simple-bus unit address format error, expected "123456"
Warning (unit_address_vs_reg): Node XXXX has a unit name, but no reg property
Signed-off-by: default avatarPatrice Chotard <patrice.chotard@st.com>
parent 7928b2cb
Show whitespace changes
Inline Side-by-side
Showing with 25 additions and 25 deletions
arch/arm/boot/dts/stih407-b2120.dts
View file @ d6d854cc
...@@ -18,7 +18,7 @@ chosen { ...@@ -18,7 +18,7 @@ chosen {
linux,stdout-path = &sbc_serial0; linux,stdout-path = &sbc_serial0;
}; };
memory { memory@40000000 {
device_type = "memory"; device_type = "memory";
reg = <0x40000000 0x80000000>; reg = <0x40000000 0x80000000>;
}; };
......
arch/arm/boot/dts/stih407-clock.dtsi
View file @ d6d854cc
...@@ -83,7 +83,7 @@ clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s { ...@@ -83,7 +83,7 @@ clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {
* Bootloader initialized system infrastructure clock for * Bootloader initialized system infrastructure clock for
* serial devices. * serial devices.
*/ */
clk_ext2f_a9: clockgen-c0@13 { clk_ext2f_a9: clockgen-c0 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "fixed-clock"; compatible = "fixed-clock";
clock-frequency = <200000000>; clock-frequency = <200000000>;
...@@ -260,7 +260,7 @@ clk_tmdsout_hdmi: clk-tmdsout-hdmi { ...@@ -260,7 +260,7 @@ clk_tmdsout_hdmi: clk-tmdsout-hdmi {
clock-frequency = <0>; clock-frequency = <0>;
}; };
clockgen-d2@x9106000 { clockgen-d2@9106000 {
compatible = "st,clkgen-c32"; compatible = "st,clkgen-c32";
reg = <0x9106000 0x1000>; reg = <0x9106000 0x1000>;
......
arch/arm/boot/dts/stih407-family.dtsi
View file @ d6d854cc
...@@ -92,7 +92,7 @@ timer@8760200 { ...@@ -92,7 +92,7 @@ timer@8760200 {
clocks = <&arm_periph_clk>; clocks = <&arm_periph_clk>;
}; };
l2: cache-controller { l2: cache-controller@8762000 {
compatible = "arm,pl310-cache"; compatible = "arm,pl310-cache";
reg = <0x08762000 0x1000>; reg = <0x08762000 0x1000>;
arm,data-latency = <3 3 3>; arm,data-latency = <3 3 3>;
...@@ -389,7 +389,7 @@ usb2_picophy0: phy1 { ...@@ -389,7 +389,7 @@ usb2_picophy0: phy1 {
reset-names = "global", "port"; reset-names = "global", "port";
}; };
miphy28lp_phy: miphy28lp@9b22000 { miphy28lp_phy: miphy28lp {
compatible = "st,miphy28lp-phy"; compatible = "st,miphy28lp-phy";
st,syscfg = <&syscfg_core>; st,syscfg = <&syscfg_core>;
#address-cells = <1>; #address-cells = <1>;
...@@ -803,7 +803,7 @@ mailbox3: mailbox@8f03000 { ...@@ -803,7 +803,7 @@ mailbox3: mailbox@8f03000 {
status = "okay"; status = "okay";
}; };
st231_gp0: st231-gp0@0 { st231_gp0: st231-gp0 {
compatible = "st,st231-rproc"; compatible = "st,st231-rproc";
memory-region = <&gp0_reserved>; memory-region = <&gp0_reserved>;
resets = <&softreset STIH407_ST231_GP0_SOFTRESET>; resets = <&softreset STIH407_ST231_GP0_SOFTRESET>;
...@@ -816,7 +816,7 @@ st231_gp0: st231-gp0@0 { ...@@ -816,7 +816,7 @@ st231_gp0: st231-gp0@0 {
mboxes = <&mailbox0 0 2>, <&mailbox2 0 1>, <&mailbox0 0 3>, <&mailbox2 0 0>; mboxes = <&mailbox0 0 2>, <&mailbox2 0 1>, <&mailbox0 0 3>, <&mailbox2 0 0>;
}; };
st231_delta: st231-delta@0 { st231_delta: st231-delta {
compatible = "st,st231-rproc"; compatible = "st,st231-rproc";
memory-region = <&delta_reserved>; memory-region = <&delta_reserved>;
resets = <&softreset STIH407_ST231_DMU_SOFTRESET>; resets = <&softreset STIH407_ST231_DMU_SOFTRESET>;
......
arch/arm/boot/dts/stih407-pinctrl.dtsi
View file @ d6d854cc
...@@ -45,7 +45,7 @@ aliases { ...@@ -45,7 +45,7 @@ aliases {
}; };
soc { soc {
pin-controller-sbc { pin-controller-sbc@961f080 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "st,stih407-sbc-pinctrl"; compatible = "st,stih407-sbc-pinctrl";
...@@ -369,7 +369,7 @@ st,pins { ...@@ -369,7 +369,7 @@ st,pins {
}; };
}; };
pin-controller-front0 { pin-controller-front0@920f080 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "st,stih407-front-pinctrl"; compatible = "st,stih407-front-pinctrl";
...@@ -929,7 +929,7 @@ st,pins { ...@@ -929,7 +929,7 @@ st,pins {
}; };
}; };
pin-controller-front1 { pin-controller-front1@921f080 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "st,stih407-front-pinctrl"; compatible = "st,stih407-front-pinctrl";
...@@ -962,7 +962,7 @@ st,pins { ...@@ -962,7 +962,7 @@ st,pins {
}; };
}; };
pin-controller-rear { pin-controller-rear@922f080 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "st,stih407-rear-pinctrl"; compatible = "st,stih407-rear-pinctrl";
...@@ -1157,7 +1157,7 @@ st,pins { ...@@ -1157,7 +1157,7 @@ st,pins {
}; };
}; };
pin-controller-flash { pin-controller-flash@923f080 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "st,stih407-flash-pinctrl"; compatible = "st,stih407-flash-pinctrl";
......
arch/arm/boot/dts/stih410-b2120.dts
View file @ d6d854cc
...@@ -18,7 +18,7 @@ chosen { ...@@ -18,7 +18,7 @@ chosen {
linux,stdout-path = &sbc_serial0; linux,stdout-path = &sbc_serial0;
}; };
memory { memory@40000000 {
device_type = "memory"; device_type = "memory";
reg = <0x40000000 0x80000000>; reg = <0x40000000 0x80000000>;
}; };
......
arch/arm/boot/dts/stih410-b2260.dts
View file @ d6d854cc
...@@ -19,7 +19,7 @@ chosen { ...@@ -19,7 +19,7 @@ chosen {
linux,stdout-path = &uart1; linux,stdout-path = &uart1;
}; };
memory { memory@40000000 {
device_type = "memory"; device_type = "memory";
reg = <0x40000000 0x40000000>; reg = <0x40000000 0x40000000>;
}; };
...@@ -201,7 +201,7 @@ codec { ...@@ -201,7 +201,7 @@ codec {
}; };
}; };
miphy28lp_phy: miphy28lp@9b22000 { miphy28lp_phy: miphy28lp {
phy_port1: port@9b2a000 { phy_port1: port@9b2a000 {
st,osc-force-ext; st,osc-force-ext;
......
arch/arm/boot/dts/stih410-clock.dtsi
View file @ d6d854cc
...@@ -85,7 +85,7 @@ clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s { ...@@ -85,7 +85,7 @@ clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {
* Bootloader initialized system infrastructure clock for * Bootloader initialized system infrastructure clock for
* serial devices. * serial devices.
*/ */
clk_ext2f_a9: clockgen-c0@13 { clk_ext2f_a9: clockgen-c0 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "fixed-clock"; compatible = "fixed-clock";
clock-frequency = <200000000>; clock-frequency = <200000000>;
...@@ -272,7 +272,7 @@ clk_tmdsout_hdmi: clk-tmdsout-hdmi { ...@@ -272,7 +272,7 @@ clk_tmdsout_hdmi: clk-tmdsout-hdmi {
clock-frequency = <0>; clock-frequency = <0>;
}; };
clockgen-d2@x9106000 { clockgen-d2@9106000 {
compatible = "st,clkgen-c32"; compatible = "st,clkgen-c32";
reg = <0x9106000 0x1000>; reg = <0x9106000 0x1000>;
......
arch/arm/boot/dts/stih410-pinctrl.dtsi
View file @ d6d854cc
...@@ -10,7 +10,7 @@ ...@@ -10,7 +10,7 @@
/ { / {
soc { soc {
pin-controller-rear { pin-controller-rear@922f080 {
usb0 { usb0 {
pinctrl_usb0: usb2-0 { pinctrl_usb0: usb2-0 {
......
arch/arm/boot/dts/stih410.dtsi
View file @ d6d854cc
...@@ -235,7 +235,7 @@ sti-hda@8d02000 { ...@@ -235,7 +235,7 @@ sti-hda@8d02000 {
<&clk_s_d2_quadfs 1>; <&clk_s_d2_quadfs 1>;
}; };
sti-hqvdp@9c000000 { sti-hqvdp@9c00000 {
compatible = "st,stih407-hqvdp"; compatible = "st,stih407-hqvdp";
reg = <0x9C00000 0x100000>; reg = <0x9C00000 0x100000>;
clock-names = "hqvdp", "pix_main"; clock-names = "hqvdp", "pix_main";
......
arch/arm/boot/dts/stih418-b2199.dts
View file @ d6d854cc
...@@ -18,7 +18,7 @@ chosen { ...@@ -18,7 +18,7 @@ chosen {
linux,stdout-path = &sbc_serial0; linux,stdout-path = &sbc_serial0;
}; };
memory { memory@40000000 {
device_type = "memory"; device_type = "memory";
reg = <0x40000000 0xc0000000>; reg = <0x40000000 0xc0000000>;
}; };
...@@ -88,7 +88,7 @@ mmc0: sdhci@9060000 { ...@@ -88,7 +88,7 @@ mmc0: sdhci@9060000 {
non-removable; non-removable;
}; };
miphy28lp_phy: miphy28lp@9b22000 { miphy28lp_phy: miphy28lp {
phy_port0: port@9b22000 { phy_port0: port@9b22000 {
st,osc-rdy; st,osc-rdy;
......
arch/arm/boot/dts/stih418-clock.dtsi
View file @ d6d854cc
...@@ -85,7 +85,7 @@ clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s { ...@@ -85,7 +85,7 @@ clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {
* Bootloader initialized system infrastructure clock for * Bootloader initialized system infrastructure clock for
* serial devices. * serial devices.
*/ */
clk_ext2f_a9: clockgen-c0@13 { clk_ext2f_a9: clockgen-c0 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "fixed-clock"; compatible = "fixed-clock";
clock-frequency = <200000000>; clock-frequency = <200000000>;
...@@ -265,7 +265,7 @@ clk_tmdsout_hdmi: clk-tmdsout-hdmi { ...@@ -265,7 +265,7 @@ clk_tmdsout_hdmi: clk-tmdsout-hdmi {
clock-frequency = <0>; clock-frequency = <0>;
}; };
clockgen-d2@x9106000 { clockgen-d2@9106000 {
compatible = "st,clkgen-c32"; compatible = "st,clkgen-c32";
reg = <0x9106000 0x1000>; reg = <0x9106000 0x1000>;
......
arch/arm/boot/dts/stihxxx-b2120.dtsi
View file @ d6d854cc
...@@ -80,7 +80,7 @@ hdmiddc: i2c@9541000 { ...@@ -80,7 +80,7 @@ hdmiddc: i2c@9541000 {
st,i2c-min-sda-pulse-width-us = <5>; st,i2c-min-sda-pulse-width-us = <5>;
}; };
miphy28lp_phy: miphy28lp@9b22000 { miphy28lp_phy: miphy28lp {
phy_port0: port@9b22000 { phy_port0: port@9b22000 {
st,osc-rdy; st,osc-rdy;
...@@ -126,7 +126,7 @@ demux@8a20000 { ...@@ -126,7 +126,7 @@ demux@8a20000 {
clock-names = "c8sectpfe"; clock-names = "c8sectpfe";
/* tsin0 is TSA on NIMA */ /* tsin0 is TSA on NIMA */
tsin0: port@0 { tsin0: port {
tsin-num = <0>; tsin-num = <0>;
serial-not-parallel; serial-not-parallel;
i2c-bus = <&ssc2>; i2c-bus = <&ssc2>;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7