Commit df268f6c authored by Yishai Hadas's avatar Yishai Hadas Committed by Jakub Kicinski

net/mlx5: Introduce IFC bits for migratable

Introduce IFC related capabilities to enable setting VF to be able to
perform live migration. e.g.: to be migratable.
Signed-off-by: default avatarYishai Hadas <yishaih@nvidia.com>
Reviewed-by: default avatarMark Bloch <mbloch@nvidia.com>
Acked-by: default avatarSaeed Mahameed <saeedm@nvidia.com>
Signed-off-by: default avatarJakub Kicinski <kuba@kernel.org>
parent 5955a948
...@@ -68,6 +68,7 @@ enum { ...@@ -68,6 +68,7 @@ enum {
MLX5_SET_HCA_CAP_OP_MOD_ODP = 0x2, MLX5_SET_HCA_CAP_OP_MOD_ODP = 0x2,
MLX5_SET_HCA_CAP_OP_MOD_ATOMIC = 0x3, MLX5_SET_HCA_CAP_OP_MOD_ATOMIC = 0x3,
MLX5_SET_HCA_CAP_OP_MOD_ROCE = 0x4, MLX5_SET_HCA_CAP_OP_MOD_ROCE = 0x4,
MLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE2 = 0x20,
MLX5_SET_HCA_CAP_OP_MODE_PORT_SELECTION = 0x25, MLX5_SET_HCA_CAP_OP_MODE_PORT_SELECTION = 0x25,
}; };
...@@ -1875,7 +1876,10 @@ struct mlx5_ifc_cmd_hca_cap_bits { ...@@ -1875,7 +1876,10 @@ struct mlx5_ifc_cmd_hca_cap_bits {
}; };
struct mlx5_ifc_cmd_hca_cap_2_bits { struct mlx5_ifc_cmd_hca_cap_2_bits {
u8 reserved_at_0[0xa0]; u8 reserved_at_0[0x80];
u8 migratable[0x1];
u8 reserved_at_81[0x1f];
u8 max_reformat_insert_size[0x8]; u8 max_reformat_insert_size[0x8];
u8 max_reformat_insert_offset[0x8]; u8 max_reformat_insert_offset[0x8];
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment