Commit e1ca95e3 authored by Huang Shijie's avatar Huang Shijie Committed by David Woodhouse

mtd: gpmi: do not set the default values for the extra clocks

The default frequencies of the extra clocks are 200MHz.
The current code sets the extra clocks to 44.5MHz.

When i add the EDO feature to gpmi, i have to revert the extra clocks
to 200MHz.

So it is better that we do not set the default values for the extra
clocks. The driver runs well even when we do not set the default values for
extra clocks.
Signed-off-by: default avatarHuang Shijie <b32955@freescale.com>
Signed-off-by: default avatarArtem Bityutskiy <artem.bityutskiy@linux.intel.com>
Signed-off-by: default avatarDavid Woodhouse <David.Woodhouse@intel.com>
parent c50d35a9
...@@ -516,20 +516,15 @@ static int __devinit gpmi_get_clks(struct gpmi_nand_data *this) ...@@ -516,20 +516,15 @@ static int __devinit gpmi_get_clks(struct gpmi_nand_data *this)
r->clock[i] = clk; r->clock[i] = clk;
} }
if (GPMI_IS_MX6Q(this)) { if (GPMI_IS_MX6Q(this))
/* /*
* Set the default values for the clocks in mx6q: * Set the default value for the gpmi clock in mx6q:
* The main clock(enfc) : 22MHz
* The others : 44.5MHz
* *
* These are just the default values. If you want to use * If you want to use the ONFI nand which is in the
* the ONFI nand which is in the Synchronous Mode, you should * Synchronous Mode, you should change the clock as you need.
* change the clocks's frequencies as you need.
*/ */
clk_set_rate(r->clock[0], 22000000); clk_set_rate(r->clock[0], 22000000);
for (i = 1; i < GPMI_CLK_MAX && r->clock[i]; i++)
clk_set_rate(r->clock[i], 44500000);
}
return 0; return 0;
err_clock: err_clock:
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment