Skip to content

L
linux
Commit e269a869 authored by Jesper Nilsson's avatar Jesper Nilsson
Browse files
Options

Drop code for CRISv10 CPU simulator 

That simulator is dead and redundant.
Signed-off-by: default avatarJesper Nilsson <jesper.nilsson@axis.com>
parent e7672be5
Hide whitespace changes
Inline Side-by-side
Showing with 66 additions and 143 deletions
arch/cris/Kconfig
View file @ e269a869
...@@ -122,12 +122,6 @@ config ETRAX100LX_V2 ...@@ -122,12 +122,6 @@ config ETRAX100LX_V2
help help
Support version 2 of the ETRAX 100LX. Support version 2 of the ETRAX 100LX.
config SVINTO_SIM
bool "ETRAX-100LX-for-xsim-simulator"
select ARCH_USES_GETTIMEOFFSET
help
Support the xsim ETRAX Simulator.
config ETRAXFS config ETRAXFS
bool "ETRAX-FS-V32" bool "ETRAX-FS-V32"
help help
......
arch/cris/arch-v10/kernel/Makefile
View file @ e269a869
# $Id: Makefile,v 1.6 2004/12/13 12:21:51 starvik Exp $
# #
# Makefile for the linux kernel. # Makefile for the linux kernel.
# #
......
arch/cris/arch-v10/kernel/debugport.c
View file @ e269a869
...@@ -19,7 +19,6 @@ ...@@ -19,7 +19,6 @@
#include <linux/delay.h> #include <linux/delay.h>
#include <linux/tty.h> #include <linux/tty.h>
#include <arch/svinto.h> #include <arch/svinto.h>
#include <asm/io.h> /* Get SIMCOUT. */
extern void reset_watchdog(void); extern void reset_watchdog(void);
...@@ -318,12 +317,6 @@ console_write(struct console *co, const char *buf, unsigned int len) ...@@ -318,12 +317,6 @@ console_write(struct console *co, const char *buf, unsigned int len)
if (!port) if (!port)
return; return;
#ifdef CONFIG_SVINTO_SIM
/* no use to simulate the serial debug output */
SIMCOUT(buf, len);
return;
#endif
console_write_direct(co, buf, len); console_write_direct(co, buf, len);
} }
......
arch/cris/arch-v10/kernel/entry.S
View file @ e269a869
...@@ -457,7 +457,7 @@ IRQ1_interrupt: ...@@ -457,7 +457,7 @@ IRQ1_interrupt:
ba _Rexit ; Return the standard way ba _Rexit ; Return the standard way
nop nop
wdog: wdog:
#if defined(CONFIG_ETRAX_WATCHDOG) && !defined(CONFIG_SVINTO_SIM) #if defined(CONFIG_ETRAX_WATCHDOG)
;; Check if we're waiting for reset to happen, as signalled by ;; Check if we're waiting for reset to happen, as signalled by
;; hard_reset_now setting cause_of_death to a magic value. If so, just ;; hard_reset_now setting cause_of_death to a magic value. If so, just
;; get stuck until reset happens. ;; get stuck until reset happens.
...@@ -523,7 +523,7 @@ _watchdogmsg: ...@@ -523,7 +523,7 @@ _watchdogmsg:
.ascii "Oops: bitten by watchdog\n\0" .ascii "Oops: bitten by watchdog\n\0"
.previous .previous
#endif /* CONFIG_ETRAX_WATCHDOG and not CONFIG_SVINTO_SIM */ #endif /* CONFIG_ETRAX_WATCHDOG */
spurious_interrupt: spurious_interrupt:
di di
......
arch/cris/arch-v10/kernel/head.S
View file @ e269a869
...@@ -168,13 +168,11 @@ _inflash: ...@@ -168,13 +168,11 @@ _inflash:
#endif #endif
;; Set up waitstates etc according to kernel configuration. ;; Set up waitstates etc according to kernel configuration.
#ifndef CONFIG_SVINTO_SIM
move.d CONFIG_ETRAX_DEF_R_WAITSTATES, $r0 move.d CONFIG_ETRAX_DEF_R_WAITSTATES, $r0
move.d $r0, [R_WAITSTATES] move.d $r0, [R_WAITSTATES]
move.d CONFIG_ETRAX_DEF_R_BUS_CONFIG, $r0 move.d CONFIG_ETRAX_DEF_R_BUS_CONFIG, $r0
move.d $r0, [R_BUS_CONFIG] move.d $r0, [R_BUS_CONFIG]
#endif
;; We need to initialze DRAM registers before we start using the DRAM ;; We need to initialze DRAM registers before we start using the DRAM
...@@ -466,7 +464,6 @@ no_command_line: ...@@ -466,7 +464,6 @@ no_command_line:
move.d $r0,[genconfig_shadow] ; init a shadow register of R_GEN_CONFIG move.d $r0,[genconfig_shadow] ; init a shadow register of R_GEN_CONFIG
#ifndef CONFIG_SVINTO_SIM
move.d $r0,[R_GEN_CONFIG] move.d $r0,[R_GEN_CONFIG]
#if 0 #if 0
...@@ -701,8 +698,6 @@ no_command_line: ...@@ -701,8 +698,6 @@ no_command_line:
move.b $r0,[R_SERIAL3_TR_CTRL] move.b $r0,[R_SERIAL3_TR_CTRL]
#endif #endif
#endif /* CONFIG_SVINTO_SIM */
jump start_kernel ; jump into the C-function start_kernel in init/main.c jump start_kernel ; jump into the C-function start_kernel in init/main.c
.data .data
......
arch/cris/arch-v10/kernel/irq.c
View file @ e269a869
...@@ -5,7 +5,7 @@ ...@@ -5,7 +5,7 @@
* *
* Authors: Bjorn Wesen (bjornw@axis.com) * Authors: Bjorn Wesen (bjornw@axis.com)
* *
* This file contains the interrupt vectors and some * This file contains the interrupt vectors and some
* helper functions * helper functions
* *
*/ */
...@@ -182,19 +182,14 @@ void do_multiple_IRQ(struct pt_regs* regs) ...@@ -182,19 +182,14 @@ void do_multiple_IRQ(struct pt_regs* regs)
setting the irq vector table. setting the irq vector table.
*/ */
void __init void __init init_IRQ(void)
init_IRQ(void)
{ {
int i; int i;
/* clear all interrupt masks */ /* clear all interrupt masks */
#ifndef CONFIG_SVINTO_SIM
*R_IRQ_MASK0_CLR = 0xffffffff; *R_IRQ_MASK0_CLR = 0xffffffff;
*R_IRQ_MASK1_CLR = 0xffffffff; *R_IRQ_MASK1_CLR = 0xffffffff;
*R_IRQ_MASK2_CLR = 0xffffffff; *R_IRQ_MASK2_CLR = 0xffffffff;
#endif
*R_VECT_MASK_CLR = 0xffffffff; *R_VECT_MASK_CLR = 0xffffffff;
for (i = 0; i < 256; i++) for (i = 0; i < 256; i++)
...@@ -211,25 +206,20 @@ init_IRQ(void) ...@@ -211,25 +206,20 @@ init_IRQ(void)
executed by the associated break handler, rather than just a jump executed by the associated break handler, rather than just a jump
address. therefore we need to setup a default breakpoint handler address. therefore we need to setup a default breakpoint handler
for all breakpoints */ for all breakpoints */
for (i = 0; i < 16; i++) for (i = 0; i < 16; i++)
set_break_vector(i, do_sigtrap); set_break_vector(i, do_sigtrap);
/* except IRQ 15 which is the multiple-IRQ handler on Etrax100 */
/* except IRQ 15 which is the multiple-IRQ handler on Etrax100 */
set_int_vector(15, multiple_interrupt); set_int_vector(15, multiple_interrupt);
/* 0 and 1 which are special breakpoint/NMI traps */
/* 0 and 1 which are special breakpoint/NMI traps */
set_int_vector(0, hwbreakpoint); set_int_vector(0, hwbreakpoint);
set_int_vector(1, IRQ1_interrupt); set_int_vector(1, IRQ1_interrupt);
/* and irq 14 which is the mmu bus fault handler */ /* and irq 14 which is the mmu bus fault handler */
set_int_vector(14, mmu_bus_fault); set_int_vector(14, mmu_bus_fault);
/* setup the system-call trap, which is reached by BREAK 13 */ /* setup the system-call trap, which is reached by BREAK 13 */
set_break_vector(13, system_call); set_break_vector(13, system_call);
/* setup a breakpoint handler for debugging used for both user and /* setup a breakpoint handler for debugging used for both user and
......
arch/cris/arch-v10/kernel/process.c
View file @ e269a869
...@@ -14,7 +14,6 @@ ...@@ -14,7 +14,6 @@
#include <linux/slab.h> #include <linux/slab.h>
#include <linux/err.h> #include <linux/err.h>
#include <linux/fs.h> #include <linux/fs.h>
#include <arch/svinto.h>
#include <linux/init.h> #include <linux/init.h>
#include <arch/system.h> #include <arch/system.h>
#include <linux/ptrace.h> #include <linux/ptrace.h>
...@@ -56,14 +55,14 @@ void hard_reset_now (void) ...@@ -56,14 +55,14 @@ void hard_reset_now (void)
* code to know about it than the watchdog handler in entry.S and * code to know about it than the watchdog handler in entry.S and
* this code, implementing hard reset through the watchdog. * this code, implementing hard reset through the watchdog.
*/ */
#if defined(CONFIG_ETRAX_WATCHDOG) && !defined(CONFIG_SVINTO_SIM) #if defined(CONFIG_ETRAX_WATCHDOG)
extern int cause_of_death; extern int cause_of_death;
#endif #endif
printk("*** HARD RESET ***\n"); printk("*** HARD RESET ***\n");
local_irq_disable(); local_irq_disable();
#if defined(CONFIG_ETRAX_WATCHDOG) && !defined(CONFIG_SVINTO_SIM) #if defined(CONFIG_ETRAX_WATCHDOG)
cause_of_death = 0xbedead; cause_of_death = 0xbedead;
#else #else
/* Since we dont plan to keep on resetting the watchdog, /* Since we dont plan to keep on resetting the watchdog,
......
arch/cris/arch-v10/kernel/time.c
View file @ e269a869
...@@ -14,7 +14,6 @@ ...@@ -14,7 +14,6 @@
#include <linux/sched.h> #include <linux/sched.h>
#include <linux/init.h> #include <linux/init.h>
#include <linux/mm.h> #include <linux/mm.h>
#include <arch/svinto.h>
#include <asm/types.h> #include <asm/types.h>
#include <asm/signal.h> #include <asm/signal.h>
#include <asm/io.h> #include <asm/io.h>
...@@ -34,7 +33,7 @@ unsigned long get_ns_in_jiffie(void) ...@@ -34,7 +33,7 @@ unsigned long get_ns_in_jiffie(void)
local_irq_save(flags); local_irq_save(flags);
timer_count = *R_TIMER0_DATA; timer_count = *R_TIMER0_DATA;
presc_count = *R_TIM_PRESC_STATUS; presc_count = *R_TIM_PRESC_STATUS;
/* presc_count might be wrapped */ /* presc_count might be wrapped */
t1 = *R_TIMER0_DATA; t1 = *R_TIMER0_DATA;
...@@ -50,7 +49,7 @@ unsigned long get_ns_in_jiffie(void) ...@@ -50,7 +49,7 @@ unsigned long get_ns_in_jiffie(void)
presc_count = PRESCALE_VALUE - presc_count - PRESCALE_VALUE/2; presc_count = PRESCALE_VALUE - presc_count - PRESCALE_VALUE/2;
} }
ns = ( (TIMER0_DIV - timer_count) * ((1000000000/HZ)/TIMER0_DIV )) + ns = ( (TIMER0_DIV - timer_count) * ((1000000000/HZ)/TIMER0_DIV )) +
( (presc_count) * (1000000000/PRESCALE_FREQ)); ( (presc_count) * (1000000000/PRESCALE_FREQ));
return ns; return ns;
} }
...@@ -80,7 +79,7 @@ static u32 cris_v10_gettimeoffset(void) ...@@ -80,7 +79,7 @@ static u32 cris_v10_gettimeoffset(void)
* by the R_WATCHDOG register. The R_WATCHDOG register contains an enable bit * by the R_WATCHDOG register. The R_WATCHDOG register contains an enable bit
* and a 3-bit key value. The effect of writing to the R_WATCHDOG register is * and a 3-bit key value. The effect of writing to the R_WATCHDOG register is
* described in the table below: * described in the table below:
* *
* Watchdog Value written: * Watchdog Value written:
* state: To enable: To key: Operation: * state: To enable: To key: Operation:
* -------- ---------- ------- ---------- * -------- ---------- ------- ----------
...@@ -89,15 +88,15 @@ static u32 cris_v10_gettimeoffset(void) ...@@ -89,15 +88,15 @@ static u32 cris_v10_gettimeoffset(void)
* started 0 ~key Stop watchdog * started 0 ~key Stop watchdog
* started 1 ~key Restart watchdog with key = ~key. * started 1 ~key Restart watchdog with key = ~key.
* started X new_key_val Change key to new_key_val. * started X new_key_val Change key to new_key_val.
* *
* Note: '~' is the bitwise NOT operator. * Note: '~' is the bitwise NOT operator.
* *
*/ */
/* right now, starting the watchdog is the same as resetting it */ /* right now, starting the watchdog is the same as resetting it */
#define start_watchdog reset_watchdog #define start_watchdog reset_watchdog
#if defined(CONFIG_ETRAX_WATCHDOG) && !defined(CONFIG_SVINTO_SIM) #ifdef CONFIG_ETRAX_WATCHDOG
static int watchdog_key = 0; /* arbitrary number */ static int watchdog_key = 0; /* arbitrary number */
#endif #endif
...@@ -107,10 +106,9 @@ static int watchdog_key = 0; /* arbitrary number */ ...@@ -107,10 +106,9 @@ static int watchdog_key = 0; /* arbitrary number */
#define WATCHDOG_MIN_FREE_PAGES 8 #define WATCHDOG_MIN_FREE_PAGES 8
void void reset_watchdog(void)
reset_watchdog(void)
{ {
#if defined(CONFIG_ETRAX_WATCHDOG) && !defined(CONFIG_SVINTO_SIM) #if defined(CONFIG_ETRAX_WATCHDOG)
/* only keep watchdog happy as long as we have memory left! */ /* only keep watchdog happy as long as we have memory left! */
if(nr_free_pages() > WATCHDOG_MIN_FREE_PAGES) { if(nr_free_pages() > WATCHDOG_MIN_FREE_PAGES) {
/* reset the watchdog with the inverse of the old key */ /* reset the watchdog with the inverse of the old key */
...@@ -123,28 +121,23 @@ reset_watchdog(void) ...@@ -123,28 +121,23 @@ reset_watchdog(void)
/* stop the watchdog - we still need the correct key */ /* stop the watchdog - we still need the correct key */
void void stop_watchdog(void)
stop_watchdog(void)
{ {
#if defined(CONFIG_ETRAX_WATCHDOG) && !defined(CONFIG_SVINTO_SIM) #ifdef CONFIG_ETRAX_WATCHDOG
watchdog_key ^= 0x7; /* invert key, which is 3 bits */ watchdog_key ^= 0x7; /* invert key, which is 3 bits */
*R_WATCHDOG = IO_FIELD(R_WATCHDOG, key, watchdog_key) | *R_WATCHDOG = IO_FIELD(R_WATCHDOG, key, watchdog_key) |
IO_STATE(R_WATCHDOG, enable, stop); IO_STATE(R_WATCHDOG, enable, stop);
#endif #endif
} }
extern void cris_do_profile(struct pt_regs *regs);
/* /*
* timer_interrupt() needs to keep up the real-time clock, * timer_interrupt() needs to keep up the real-time clock,
* as well as call the "xtime_update()" routine every clocktick * as well as call the "xtime_update()" routine every clocktick
*/ */
static inline irqreturn_t timer_interrupt(int irq, void *dev_id)
//static unsigned short myjiff; /* used by our debug routine print_timestamp */
extern void cris_do_profile(struct pt_regs *regs);
static inline irqreturn_t
timer_interrupt(int irq, void *dev_id)
{ {
struct pt_regs *regs = get_irq_regs(); struct pt_regs *regs = get_irq_regs();
/* acknowledge the timer irq */ /* acknowledge the timer irq */
...@@ -160,20 +153,18 @@ timer_interrupt(int irq, void *dev_id) ...@@ -160,20 +153,18 @@ timer_interrupt(int irq, void *dev_id)
IO_STATE( R_TIMER_CTRL, tm0, run) | IO_STATE( R_TIMER_CTRL, tm0, run) |
IO_STATE( R_TIMER_CTRL, clksel0, c6250kHz); IO_STATE( R_TIMER_CTRL, clksel0, c6250kHz);
#else #else
*R_TIMER_CTRL = r_timer_ctrl_shadow | *R_TIMER_CTRL = r_timer_ctrl_shadow | IO_STATE(R_TIMER_CTRL, i0, clr);
IO_STATE(R_TIMER_CTRL, i0, clr);
#endif #endif
/* reset watchdog otherwise it resets us! */ /* reset watchdog otherwise it resets us! */
reset_watchdog(); reset_watchdog();
/* Update statistics. */ /* Update statistics. */
update_process_times(user_mode(regs)); update_process_times(user_mode(regs));
/* call the real timer interrupt handler */ /* call the real timer interrupt handler */
xtime_update(1); xtime_update(1);
cris_do_profile(regs); /* Save profiling information */ cris_do_profile(regs); /* Save profiling information */
return IRQ_HANDLED; return IRQ_HANDLED;
} }
...@@ -186,16 +177,15 @@ static struct irqaction irq2 = { ...@@ -186,16 +177,15 @@ static struct irqaction irq2 = {
.name = "timer", .name = "timer",
}; };
void __init void __init time_init(void)
time_init(void) {
{
arch_gettimeoffset = cris_v10_gettimeoffset; arch_gettimeoffset = cris_v10_gettimeoffset;
/* probe for the RTC and read it if it exists /* probe for the RTC and read it if it exists
* Before the RTC can be probed the loops_per_usec variable needs * Before the RTC can be probed the loops_per_usec variable needs
* to be initialized to make usleep work. A better value for * to be initialized to make usleep work. A better value for
* loops_per_usec is calculated by the kernel later once the * loops_per_usec is calculated by the kernel later once the
* clock has started. * clock has started.
*/ */
loops_per_usec = 50; loops_per_usec = 50;
...@@ -206,7 +196,7 @@ time_init(void) ...@@ -206,7 +196,7 @@ time_init(void)
* Remember that linux/timex.h contains #defines that rely on the * Remember that linux/timex.h contains #defines that rely on the
* timer settings below (hz and divide factor) !!! * timer settings below (hz and divide factor) !!!
*/ */
#ifdef USE_CASCADE_TIMERS #ifdef USE_CASCADE_TIMERS
*R_TIMER_CTRL = *R_TIMER_CTRL =
IO_FIELD( R_TIMER_CTRL, timerdiv1, 0) | IO_FIELD( R_TIMER_CTRL, timerdiv1, 0) |
...@@ -217,8 +207,8 @@ time_init(void) ...@@ -217,8 +207,8 @@ time_init(void)
IO_STATE( R_TIMER_CTRL, i0, nop) | IO_STATE( R_TIMER_CTRL, i0, nop) |
IO_STATE( R_TIMER_CTRL, tm0, stop_ld) | IO_STATE( R_TIMER_CTRL, tm0, stop_ld) |
IO_STATE( R_TIMER_CTRL, clksel0, c6250kHz); IO_STATE( R_TIMER_CTRL, clksel0, c6250kHz);
*R_TIMER_CTRL = r_timer_ctrl_shadow = *R_TIMER_CTRL = r_timer_ctrl_shadow =
IO_FIELD( R_TIMER_CTRL, timerdiv1, 0) | IO_FIELD( R_TIMER_CTRL, timerdiv1, 0) |
IO_FIELD( R_TIMER_CTRL, timerdiv0, 0) | IO_FIELD( R_TIMER_CTRL, timerdiv0, 0) |
IO_STATE( R_TIMER_CTRL, i1, nop) | IO_STATE( R_TIMER_CTRL, i1, nop) |
...@@ -228,18 +218,18 @@ time_init(void) ...@@ -228,18 +218,18 @@ time_init(void)
IO_STATE( R_TIMER_CTRL, tm0, run) | IO_STATE( R_TIMER_CTRL, tm0, run) |
IO_STATE( R_TIMER_CTRL, clksel0, c6250kHz); IO_STATE( R_TIMER_CTRL, clksel0, c6250kHz);
#else #else
*R_TIMER_CTRL = *R_TIMER_CTRL =
IO_FIELD(R_TIMER_CTRL, timerdiv1, 192) | IO_FIELD(R_TIMER_CTRL, timerdiv1, 192) |
IO_FIELD(R_TIMER_CTRL, timerdiv0, TIMER0_DIV) | IO_FIELD(R_TIMER_CTRL, timerdiv0, TIMER0_DIV) |
IO_STATE(R_TIMER_CTRL, i1, nop) | IO_STATE(R_TIMER_CTRL, i1, nop) |
IO_STATE(R_TIMER_CTRL, tm1, stop_ld) | IO_STATE(R_TIMER_CTRL, tm1, stop_ld) |
IO_STATE(R_TIMER_CTRL, clksel1, c19k2Hz) | IO_STATE(R_TIMER_CTRL, clksel1, c19k2Hz) |
IO_STATE(R_TIMER_CTRL, i0, nop) | IO_STATE(R_TIMER_CTRL, i0, nop) |
IO_STATE(R_TIMER_CTRL, tm0, stop_ld) | IO_STATE(R_TIMER_CTRL, tm0, stop_ld) |
IO_STATE(R_TIMER_CTRL, clksel0, flexible); IO_STATE(R_TIMER_CTRL, clksel0, flexible);
*R_TIMER_CTRL = r_timer_ctrl_shadow = *R_TIMER_CTRL = r_timer_ctrl_shadow =
IO_FIELD(R_TIMER_CTRL, timerdiv1, 192) | IO_FIELD(R_TIMER_CTRL, timerdiv1, 192) |
IO_FIELD(R_TIMER_CTRL, timerdiv0, TIMER0_DIV) | IO_FIELD(R_TIMER_CTRL, timerdiv0, TIMER0_DIV) |
IO_STATE(R_TIMER_CTRL, i1, nop) | IO_STATE(R_TIMER_CTRL, i1, nop) |
IO_STATE(R_TIMER_CTRL, tm1, run) | IO_STATE(R_TIMER_CTRL, tm1, run) |
...@@ -251,16 +241,14 @@ time_init(void) ...@@ -251,16 +241,14 @@ time_init(void)
*R_TIMER_PRESCALE = PRESCALE_VALUE; *R_TIMER_PRESCALE = PRESCALE_VALUE;
#endif #endif
*R_IRQ_MASK0_SET = /* unmask the timer irq */
IO_STATE(R_IRQ_MASK0_SET, timer0, set); /* unmask the timer irq */ *R_IRQ_MASK0_SET = IO_STATE(R_IRQ_MASK0_SET, timer0, set);
/* now actually register the timer irq handler that calls timer_interrupt() */ /* now actually register the irq handler that calls timer_interrupt() */
setup_irq(2, &irq2); /* irq 2 is the timer0 irq in etrax */ setup_irq(2, &irq2); /* irq 2 is the timer0 irq in etrax */
/* enable watchdog if we should use one */ /* enable watchdog if we should use one */
#if defined(CONFIG_ETRAX_WATCHDOG)
#if defined(CONFIG_ETRAX_WATCHDOG) && !defined(CONFIG_SVINTO_SIM)
printk("Enabling watchdog...\n"); printk("Enabling watchdog...\n");
start_watchdog(); start_watchdog();
...@@ -273,9 +261,7 @@ time_init(void) ...@@ -273,9 +261,7 @@ time_init(void)
driver or infrastructure support yet. */ driver or infrastructure support yet. */
asm ("setf m"); asm ("setf m");
*R_IRQ_MASK0_SET = *R_IRQ_MASK0_SET = IO_STATE(R_IRQ_MASK0_SET, watchdog_nmi, set);
IO_STATE(R_IRQ_MASK0_SET, watchdog_nmi, set); *R_VECT_MASK_SET = IO_STATE(R_VECT_MASK_SET, nmi, set);
*R_VECT_MASK_SET =
IO_STATE(R_VECT_MASK_SET, nmi, set);
#endif #endif
} }
arch/cris/arch-v10/lib/dram_init.S
View file @ e269a869
...@@ -5,9 +5,7 @@ ...@@ -5,9 +5,7 @@
* Note: This file may not modify r9 because r9 is used to carry * Note: This file may not modify r9 because r9 is used to carry
* information from the decompresser to the kernel * information from the decompresser to the kernel
* *
* Copyright (C) 2000, 2001 Axis Communications AB * Copyright (C) 2000-2012 Axis Communications AB
*
* Authors: Mikael Starvik (starvik@axis.com)
* *
*/ */
...@@ -18,16 +16,15 @@ ...@@ -18,16 +16,15 @@
;; WARNING! The registers r8 and r9 are used as parameters carrying ;; WARNING! The registers r8 and r9 are used as parameters carrying
;; information from the decompressor (if the kernel was compressed). ;; information from the decompressor (if the kernel was compressed).
;; They should not be used in the code below. ;; They should not be used in the code below.
#ifndef CONFIG_SVINTO_SIM
move.d CONFIG_ETRAX_DEF_R_WAITSTATES, $r0 move.d CONFIG_ETRAX_DEF_R_WAITSTATES, $r0
move.d $r0, [R_WAITSTATES] move.d $r0, [R_WAITSTATES]
move.d CONFIG_ETRAX_DEF_R_BUS_CONFIG, $r0 move.d CONFIG_ETRAX_DEF_R_BUS_CONFIG, $r0
move.d $r0, [R_BUS_CONFIG] move.d $r0, [R_BUS_CONFIG]
#ifndef CONFIG_ETRAX_SDRAM #ifndef CONFIG_ETRAX_SDRAM
move.d CONFIG_ETRAX_DEF_R_DRAM_CONFIG, $r0 move.d CONFIG_ETRAX_DEF_R_DRAM_CONFIG, $r0
move.d $r0, [R_DRAM_CONFIG] move.d $r0, [R_DRAM_CONFIG]
...@@ -38,14 +35,14 @@ ...@@ -38,14 +35,14 @@
;; Samsung SDRAMs seem to require to be initialized twice to work properly. ;; Samsung SDRAMs seem to require to be initialized twice to work properly.
moveq 2, $r6 moveq 2, $r6
_sdram_init: _sdram_init:
; Refer to ETRAX 100LX Designers Reference for a description of SDRAM initialization ; Refer to ETRAX 100LX Designers Reference for a description of SDRAM initialization
; Bank configuration ; Bank configuration
move.d CONFIG_ETRAX_DEF_R_SDRAM_CONFIG, $r0 move.d CONFIG_ETRAX_DEF_R_SDRAM_CONFIG, $r0
move.d $r0, [R_SDRAM_CONFIG] move.d $r0, [R_SDRAM_CONFIG]
; Calculate value of mrs_data ; Calculate value of mrs_data
; CAS latency = 2 && bus_width = 32 => 0x40 ; CAS latency = 2 && bus_width = 32 => 0x40
; CAS latency = 3 && bus_width = 32 => 0x60 ; CAS latency = 3 && bus_width = 32 => 0x60
; CAS latency = 2 && bus_width = 16 => 0x20 ; CAS latency = 2 && bus_width = 16 => 0x20
...@@ -56,22 +53,22 @@ _sdram_init: ...@@ -56,22 +53,22 @@ _sdram_init:
and.d 0x00ff0000, $r2 and.d 0x00ff0000, $r2
bne _set_timing bne _set_timing
lsrq 16, $r2 lsrq 16, $r2
move.d 0x40, $r2 ; Assume 32 bits and CAS latency = 2 move.d 0x40, $r2 ; Assume 32 bits and CAS latency = 2
move.d CONFIG_ETRAX_DEF_R_SDRAM_TIMING, $r1 move.d CONFIG_ETRAX_DEF_R_SDRAM_TIMING, $r1
move.d $r1, $r3 move.d $r1, $r3
and.d 0x03, $r1 ; Get CAS latency and.d 0x03, $r1 ; Get CAS latency
and.d 0x1000, $r3 ; 50 or 100 MHz? and.d 0x1000, $r3 ; 50 or 100 MHz?
beq _speed_50 beq _speed_50
nop nop
_speed_100: _speed_100:
cmp.d 0x00, $r1 ; CAS latency = 2? cmp.d 0x00, $r1 ; CAS latency = 2?
beq _bw_check beq _bw_check
nop nop
or.d 0x20, $r2 ; CAS latency = 3 or.d 0x20, $r2 ; CAS latency = 3
ba _bw_check ba _bw_check
nop nop
_speed_50: _speed_50:
cmp.d 0x01, $r1 ; CAS latency = 2? cmp.d 0x01, $r1 ; CAS latency = 2?
beq _bw_check beq _bw_check
nop nop
...@@ -86,19 +83,19 @@ _bw_check: ...@@ -86,19 +83,19 @@ _bw_check:
; Set timing parameters. Starts master clock ; Set timing parameters. Starts master clock
_set_timing: _set_timing:
move.d CONFIG_ETRAX_DEF_R_SDRAM_TIMING, $r1 move.d CONFIG_ETRAX_DEF_R_SDRAM_TIMING, $r1
and.d 0x8000f9ff, $r1 ; Make sure mrs data and command is 0 and.d 0x8000f9ff, $r1 ; Make sure mrs data and command is 0
or.d 0x80000000, $r1 ; Make sure sdram enable bit is set or.d 0x80000000, $r1 ; Make sure sdram enable bit is set
move.d $r1, $r5 move.d $r1, $r5
or.d 0x0000c000, $r1 ; ref = disable or.d 0x0000c000, $r1 ; ref = disable
lslq 16, $r2 ; mrs data starts at bit 16 lslq 16, $r2 ; mrs data starts at bit 16
or.d $r2, $r1 or.d $r2, $r1
move.d $r1, [R_SDRAM_TIMING] move.d $r1, [R_SDRAM_TIMING]
; Wait 200us ; Wait 200us
move.d 10000, $r2 move.d 10000, $r2
1: bne 1b 1: bne 1b
subq 1, $r2 subq 1, $r2
; Issue initialization command sequence ; Issue initialization command sequence
move.d _sdram_commands_start, $r2 move.d _sdram_commands_start, $r2
and.d 0x000fffff, $r2 ; Make sure commands are read from flash and.d 0x000fffff, $r2 ; Make sure commands are read from flash
...@@ -144,7 +141,6 @@ _sdram_commands_start: ...@@ -144,7 +141,6 @@ _sdram_commands_start:
.byte 2 ; refresh .byte 2 ; refresh
.byte 0 ; nop .byte 0 ; nop
.byte 1 ; mrs .byte 1 ; mrs
.byte 0 ; nop .byte 0 ; nop
_sdram_commands_end: _sdram_commands_end:
#endif
#endif #endif
arch/cris/boot/rescue/kimagerescue.S
View file @ e269a869
...@@ -50,7 +50,6 @@ ...@@ -50,7 +50,6 @@
nop nop
di di
#ifndef CONFIG_SVINTO_SIM
;; setup port PA and PB default initial directions and data ;; setup port PA and PB default initial directions and data
;; (so we can flash LEDs, and so that DTR and others are set) ;; (so we can flash LEDs, and so that DTR and others are set)
...@@ -67,7 +66,6 @@ ...@@ -67,7 +66,6 @@
;; We need to setup the bus registers before we start using the DRAM ;; We need to setup the bus registers before we start using the DRAM
#include "../../lib/dram_init.S" #include "../../lib/dram_init.S"
#endif
;; Setup the stack to a suitably high address. ;; Setup the stack to a suitably high address.
;; We assume 8 MB is the minimum DRAM in an eLinux ;; We assume 8 MB is the minimum DRAM in an eLinux
;; product and put the sp at the top for now. ;; product and put the sp at the top for now.
......
arch/cris/include/arch-v10/arch/io.h
View file @ e269a869
#ifndef _ASM_ARCH_CRIS_IO_H #ifndef _ASM_ARCH_CRIS_IO_H
#define _ASM_ARCH_CRIS_IO_H #define _ASM_ARCH_CRIS_IO_H
#include <arch/svinto.h>
/* Etrax shadow registers - which live in arch/cris/kernel/shadows.c */ /* Etrax shadow registers - which live in arch/cris/kernel/shadows.c */
extern unsigned long gen_config_ii_shadow; extern unsigned long gen_config_ii_shadow;
...@@ -34,7 +32,7 @@ extern volatile unsigned long *port_csp4_addr; ...@@ -34,7 +32,7 @@ extern volatile unsigned long *port_csp4_addr;
/* The LED's on various Etrax-based products are set differently. */ /* The LED's on various Etrax-based products are set differently. */
#if defined(CONFIG_ETRAX_NO_LEDS) || defined(CONFIG_SVINTO_SIM) #if defined(CONFIG_ETRAX_NO_LEDS)
#undef CONFIG_ETRAX_PA_LEDS #undef CONFIG_ETRAX_PA_LEDS
#undef CONFIG_ETRAX_PB_LEDS #undef CONFIG_ETRAX_PB_LEDS
#undef CONFIG_ETRAX_CSP0_LEDS #undef CONFIG_ETRAX_CSP0_LEDS
...@@ -171,29 +169,4 @@ extern volatile unsigned long *port_csp4_addr; ...@@ -171,29 +169,4 @@ extern volatile unsigned long *port_csp4_addr;
#define SOFT_SHUTDOWN() #define SOFT_SHUTDOWN()
#endif #endif
/* Console I/O for simulated etrax100. Use #ifdef so erroneous
use will be evident. */
#ifdef CONFIG_SVINTO_SIM
/* Let's use the ucsim interface since it lets us do write(2, ...) */
#define SIMCOUT(s,len) \
asm ("moveq 4,$r9 \n\t" \
"moveq 2,$r10 \n\t" \
"move.d %0,$r11 \n\t" \
"move.d %1,$r12 \n\t" \
"push $irp \n\t" \
"move 0f,$irp \n\t" \
"jump -6809 \n" \
"0: \n\t" \
"pop $irp" \
: : "rm" (s), "rm" (len) : "r9","r10","r11","r12","memory")
#define TRACE_ON() __extension__ \
({ int _Foofoo; __asm__ volatile ("bmod [%0],%0" : "=r" (_Foofoo) : "0" \
(255)); _Foofoo; })
#define TRACE_OFF() do { __asm__ volatile ("bmod [%0],%0" :: "r" (254)); } while (0)
#define SIM_END() do { __asm__ volatile ("bmod [%0],%0" :: "r" (28)); } while (0)
#define CRIS_CYCLES() __extension__ \
({ unsigned long c; asm ("bmod [%1],%0" : "=r" (c) : "r" (27)); c;})
#endif /* ! defined CONFIG_SVINTO_SIM */
#endif #endif
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7