Commit e68ca6b6 authored by Amit Kucheria's avatar Amit Kucheria Committed by Bjorn Andersson

arm64: dts: sdm845: thermal: Add critical interrupt support

Register critical interrupts for each of the two tsens controllers
Signed-off-by: default avatarAmit Kucheria <amit.kucheria@linaro.org>
Link: https://lore.kernel.org/r/c536e9cdb448bbad3441f6580fa57f1f921fb580.1573499020.git.amit.kucheria@linaro.orgSigned-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
parent e42617b8
...@@ -2950,8 +2950,9 @@ tsens0: thermal-sensor@c263000 { ...@@ -2950,8 +2950,9 @@ tsens0: thermal-sensor@c263000 {
reg = <0 0x0c263000 0 0x1ff>, /* TM */ reg = <0 0x0c263000 0 0x1ff>, /* TM */
<0 0x0c222000 0 0x1ff>; /* SROT */ <0 0x0c222000 0 0x1ff>; /* SROT */
#qcom,sensors = <13>; #qcom,sensors = <13>;
interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>,
interrupt-names = "uplow"; <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "uplow", "critical";
#thermal-sensor-cells = <1>; #thermal-sensor-cells = <1>;
}; };
...@@ -2960,8 +2961,9 @@ tsens1: thermal-sensor@c265000 { ...@@ -2960,8 +2961,9 @@ tsens1: thermal-sensor@c265000 {
reg = <0 0x0c265000 0 0x1ff>, /* TM */ reg = <0 0x0c265000 0 0x1ff>, /* TM */
<0 0x0c223000 0 0x1ff>; /* SROT */ <0 0x0c223000 0 0x1ff>; /* SROT */
#qcom,sensors = <8>; #qcom,sensors = <8>;
interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>,
interrupt-names = "uplow"; <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "uplow", "critical";
#thermal-sensor-cells = <1>; #thermal-sensor-cells = <1>;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment