Commit f2abe804 authored by Ping-Ke Shih's avatar Ping-Ke Shih Committed by Kalle Valo

wifi: rtw89: 8852b: rfk: add IQK

IQ signal calibration is a very important calibration to yield good RF
performance. We do this calibration only if we are going to run on AP
channel. During scanning phase, without this calibration RF performance
is still acceptable because it transmits with low data rate at this phase.
Signed-off-by: default avatarPing-Ke Shih <pkshih@realtek.com>
Signed-off-by: default avatarKalle Valo <kvalo@kernel.org>
Link: https://lore.kernel.org/r/20221012083234.20224-5-pkshih@realtek.com
parent 21267107
...@@ -3295,6 +3295,7 @@ ...@@ -3295,6 +3295,7 @@
#define RR_MOD_IQK GENMASK(19, 4) #define RR_MOD_IQK GENMASK(19, 4)
#define RR_MOD_DPK GENMASK(19, 5) #define RR_MOD_DPK GENMASK(19, 5)
#define RR_MOD_MASK GENMASK(19, 16) #define RR_MOD_MASK GENMASK(19, 16)
#define RR_MOD_RGM GENMASK(13, 4)
#define RR_MOD_V_DOWN 0x0 #define RR_MOD_V_DOWN 0x0
#define RR_MOD_V_STANDBY 0x1 #define RR_MOD_V_STANDBY 0x1
#define RR_MOD_V_TX 0x2 #define RR_MOD_V_TX 0x2
...@@ -3368,6 +3369,7 @@ ...@@ -3368,6 +3369,7 @@
#define RR_RXK_PLLEN BIT(5) #define RR_RXK_PLLEN BIT(5)
#define RR_LUTWA 0x33 #define RR_LUTWA 0x33
#define RR_LUTWA_MASK GENMASK(9, 0) #define RR_LUTWA_MASK GENMASK(9, 0)
#define RR_LUTWA_M1 GENMASK(7, 0)
#define RR_LUTWA_M2 GENMASK(4, 0) #define RR_LUTWA_M2 GENMASK(4, 0)
#define RR_LUTWD1 0x3e #define RR_LUTWD1 0x3e
#define RR_LUTWD0 0x3f #define RR_LUTWD0 0x3f
...@@ -3415,6 +3417,8 @@ ...@@ -3415,6 +3417,8 @@
#define RR_TXA2_LDO GENMASK(19, 16) #define RR_TXA2_LDO GENMASK(19, 16)
#define RR_TRXIQ 0x66 #define RR_TRXIQ 0x66
#define RR_RSV6 0x6d #define RR_RSV6 0x6d
#define RR_TXVBUF 0x7c
#define RR_TXVBUF_DACEN BIT(5)
#define RR_TXPOW 0x7f #define RR_TXPOW 0x7f
#define RR_TXPOW_TXA BIT(8) #define RR_TXPOW_TXA BIT(8)
#define RR_TXPOW_TXAS BIT(7) #define RR_TXPOW_TXAS BIT(7)
...@@ -3438,7 +3442,9 @@ ...@@ -3438,7 +3442,9 @@
#define RR_RXA2 0x8c #define RR_RXA2 0x8c
#define RR_RXA2_C1 GENMASK(12, 10) #define RR_RXA2_C1 GENMASK(12, 10)
#define RR_RXA2_C2 GENMASK(9, 3) #define RR_RXA2_C2 GENMASK(9, 3)
#define RR_RXA2_CC2 GENMASK(8, 7)
#define RR_RXA2_IATT GENMASK(7, 4) #define RR_RXA2_IATT GENMASK(7, 4)
#define RR_RXA2_HATT GENMASK(6, 0)
#define RR_RXA2_ATT GENMASK(3, 0) #define RR_RXA2_ATT GENMASK(3, 0)
#define RR_RXIQGEN 0x8d #define RR_RXIQGEN 0x8d
#define RR_RXIQGEN_ATTL GENMASK(12, 8) #define RR_RXIQGEN_ATTL GENMASK(12, 8)
...@@ -3450,6 +3456,7 @@ ...@@ -3450,6 +3456,7 @@
#define RR_RXBB2_IDAC GENMASK(11, 9) #define RR_RXBB2_IDAC GENMASK(11, 9)
#define RR_RXBB2_EBW GENMASK(6, 5) #define RR_RXBB2_EBW GENMASK(6, 5)
#define RR_XALNA2 0x90 #define RR_XALNA2 0x90
#define RR_XALNA2_SW2 GENMASK(9, 8)
#define RR_XALNA2_SW GENMASK(1, 0) #define RR_XALNA2_SW GENMASK(1, 0)
#define RR_DCK 0x92 #define RR_DCK 0x92
#define RR_DCK_DONE GENMASK(7, 5) #define RR_DCK_DONE GENMASK(7, 5)
...@@ -3530,6 +3537,8 @@ ...@@ -3530,6 +3537,8 @@
#define R_RFE_O_SEL_A2 0x0338 #define R_RFE_O_SEL_A2 0x0338
#define R_RFE_SEL0_A2 0x033C #define R_RFE_SEL0_A2 0x033C
#define R_RFE_SEL32_A2 0x0340 #define R_RFE_SEL32_A2 0x0340
#define R_CIRST 0x035c
#define B_CIRST_SYN GENMASK(11, 10)
#define R_SWSI_DATA_V1 0x0370 #define R_SWSI_DATA_V1 0x0370
#define B_SWSI_DATA_VAL_V1 GENMASK(19, 0) #define B_SWSI_DATA_VAL_V1 GENMASK(19, 0)
#define B_SWSI_DATA_ADDR_V1 GENMASK(27, 20) #define B_SWSI_DATA_ADDR_V1 GENMASK(27, 20)
...@@ -3777,6 +3786,11 @@ ...@@ -3777,6 +3786,11 @@
#define B_P1_EN_SOUND_WO_NDP BIT(1) #define B_P1_EN_SOUND_WO_NDP BIT(1)
#define R_S1_HW_SI_DIS 0x3200 #define R_S1_HW_SI_DIS 0x3200
#define B_S1_HW_SI_DIS_W_R_TRIG GENMASK(30, 28) #define B_S1_HW_SI_DIS_W_R_TRIG GENMASK(30, 28)
#define R_P1_RXCK 0x32A0
#define B_P1_RXCK_BW3 BIT(30)
#define B_P1_TXCK_ALL GENMASK(19, 12)
#define B_P1_RXCK_ON BIT(19)
#define B_P1_RXCK_VAL GENMASK(18, 16)
#define R_P1_RFMODE 0x32AC #define R_P1_RFMODE 0x32AC
#define B_P1_RFMODE_ORI_TXRX_FTM_TX GENMASK(31, 4) #define B_P1_RFMODE_ORI_TXRX_FTM_TX GENMASK(31, 4)
#define B_P1_RFMODE_MUX GENMASK(11, 4) #define B_P1_RFMODE_MUX GENMASK(11, 4)
...@@ -4107,6 +4121,7 @@ ...@@ -4107,6 +4121,7 @@
#define R_P0_TSSI_AVG 0x5820 #define R_P0_TSSI_AVG 0x5820
#define B_P0_TSSI_AVG GENMASK(15, 12) #define B_P0_TSSI_AVG GENMASK(15, 12)
#define R_P0_RFCTM 0x5864 #define R_P0_RFCTM 0x5864
#define B_P0_RFCTM_EN BIT(29)
#define B_P0_RFCTM_VAL GENMASK(25, 20) #define B_P0_RFCTM_VAL GENMASK(25, 20)
#define R_P0_RFCTM_RDY BIT(26) #define R_P0_RFCTM_RDY BIT(26)
#define R_P0_TRSW 0x5868 #define R_P0_TRSW 0x5868
...@@ -4266,6 +4281,7 @@ ...@@ -4266,6 +4281,7 @@
#define B_COEF_SEL_MDPD BIT(8) #define B_COEF_SEL_MDPD BIT(8)
#define R_CFIR_SYS 0x8120 #define R_CFIR_SYS 0x8120
#define R_IQK_RES 0x8124 #define R_IQK_RES 0x8124
#define B_IQK_RES_K BIT(28)
#define B_IQK_RES_TXCFIR GENMASK(11, 8) #define B_IQK_RES_TXCFIR GENMASK(11, 8)
#define B_IQK_RES_RXCFIR GENMASK(3, 0) #define B_IQK_RES_RXCFIR GENMASK(3, 0)
#define R_TXIQC 0x8138 #define R_TXIQC 0x8138
...@@ -4322,6 +4338,9 @@ ...@@ -4322,6 +4338,9 @@
#define B_RPT_PER_TSSI GENMASK(28, 16) #define B_RPT_PER_TSSI GENMASK(28, 16)
#define B_RPT_PER_OF GENMASK(15, 8) #define B_RPT_PER_OF GENMASK(15, 8)
#define B_RPT_PER_TH GENMASK(5, 0) #define B_RPT_PER_TH GENMASK(5, 0)
#define R_IQRSN 0x8220
#define B_IQRSN_K1 BIT(28)
#define B_IQRSN_K2 BIT(16)
#define R_RXCFIR_P0C0 0x8D40 #define R_RXCFIR_P0C0 0x8D40
#define R_RXCFIR_P0C1 0x8D84 #define R_RXCFIR_P0C1 0x8D84
#define R_RXCFIR_P0C2 0x8DC8 #define R_RXCFIR_P0C2 0x8DC8
......
...@@ -9,6 +9,7 @@ ...@@ -9,6 +9,7 @@
void rtw8852b_rck(struct rtw89_dev *rtwdev); void rtw8852b_rck(struct rtw89_dev *rtwdev);
void rtw8852b_dack(struct rtw89_dev *rtwdev); void rtw8852b_dack(struct rtw89_dev *rtwdev);
void rtw8852b_iqk(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx);
void rtw8852b_rx_dck(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx); void rtw8852b_rx_dck(struct rtw89_dev *rtwdev, enum rtw89_phy_idx phy_idx);
void rtw8852b_set_channel_rf(struct rtw89_dev *rtwdev, void rtw8852b_set_channel_rf(struct rtw89_dev *rtwdev,
const struct rtw89_chan *chan, const struct rtw89_chan *chan,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment