Skip to content

L
linux
Commit f5102e31 authored by Locus Wei-Han Chen's avatar Locus Wei-Han Chen Committed by Palmer Dabbelt
Browse files
Options

riscv: andes: Support specifying symbolic firmware and hardware raw events 

Add the Andes AX45 JSON files that allows specifying symbolic event
names for the raw PMU events.
Signed-off-by: default avatarLocus Wei-Han Chen <locus84@andestech.com>
Reviewed-by: default avatarYu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: default avatarCharles Ci-Jyun Wu <dminus@andestech.com>
Reviewed-by: default avatarLeo Yu-Chi Liang <ycliang@andestech.com>
Tested-by: default avatarLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Acked-by: default avatarAtish Patra <atishp@rivosinc.com>
Acked-by: default avatarIan Rogers <irogers@google.com>
Link: https://lore.kernel.org/r/20240222083946.3977135-11-peterlin@andestech.comSigned-off-by: default avatarPalmer Dabbelt <palmer@rivosinc.com>
parent 270fc77e
Hide whitespace changes
Inline Side-by-side
Showing with 330 additions and 0 deletions
tools/perf/pmu-events/arch/riscv/andes/ax45/firmware.json 0 → 100644
View file @ f5102e31
[
{
"ArchStdEvent": "FW_MISALIGNED_LOAD"
},
{
"ArchStdEvent": "FW_MISALIGNED_STORE"
},
{
"ArchStdEvent": "FW_ACCESS_LOAD"
},
{
"ArchStdEvent": "FW_ACCESS_STORE"
},
{
"ArchStdEvent": "FW_ILLEGAL_INSN"
},
{
"ArchStdEvent": "FW_SET_TIMER"
},
{
"ArchStdEvent": "FW_IPI_SENT"
},
{
"ArchStdEvent": "FW_IPI_RECEIVED"
},
{
"ArchStdEvent": "FW_FENCE_I_SENT"
},
{
"ArchStdEvent": "FW_FENCE_I_RECEIVED"
},
{
"ArchStdEvent": "FW_SFENCE_VMA_SENT"
},
{
"ArchStdEvent": "FW_SFENCE_VMA_RECEIVED"
},
{
"ArchStdEvent": "FW_SFENCE_VMA_RECEIVED"
},
{
"ArchStdEvent": "FW_SFENCE_VMA_ASID_RECEIVED"
},
{
"ArchStdEvent": "FW_HFENCE_GVMA_SENT"
},
{
"ArchStdEvent": "FW_HFENCE_GVMA_RECEIVED"
},
{
"ArchStdEvent": "FW_HFENCE_GVMA_VMID_SENT"
},
{
"ArchStdEvent": "FW_HFENCE_GVMA_VMID_RECEIVED"
},
{
"ArchStdEvent": "FW_HFENCE_VVMA_SENT"
},
{
"ArchStdEvent": "FW_HFENCE_VVMA_RECEIVED"
},
{
"ArchStdEvent": "FW_HFENCE_VVMA_ASID_SENT"
},
{
"ArchStdEvent": "FW_HFENCE_VVMA_ASID_RECEIVED"
}
]
tools/perf/pmu-events/arch/riscv/andes/ax45/instructions.json 0 → 100644
View file @ f5102e31
[
{
"EventCode": "0x10",
"EventName": "cycle_count",
"BriefDescription": "Cycle count"
},
{
"EventCode": "0x20",
"EventName": "inst_count",
"BriefDescription": "Retired instruction count"
},
{
"EventCode": "0x30",
"EventName": "int_load_inst",
"BriefDescription": "Integer load instruction count"
},
{
"EventCode": "0x40",
"EventName": "int_store_inst",
"BriefDescription": "Integer store instruction count"
},
{
"EventCode": "0x50",
"EventName": "atomic_inst",
"BriefDescription": "Atomic instruction count"
},
{
"EventCode": "0x60",
"EventName": "sys_inst",
"BriefDescription": "System instruction count"
},
{
"EventCode": "0x70",
"EventName": "int_compute_inst",
"BriefDescription": "Integer computational instruction count"
},
{
"EventCode": "0x80",
"EventName": "condition_br",
"BriefDescription": "Conditional branch instruction count"
},
{
"EventCode": "0x90",
"EventName": "taken_condition_br",
"BriefDescription": "Taken conditional branch instruction count"
},
{
"EventCode": "0xA0",
"EventName": "jal_inst",
"BriefDescription": "JAL instruction count"
},
{
"EventCode": "0xB0",
"EventName": "jalr_inst",
"BriefDescription": "JALR instruction count"
},
{
"EventCode": "0xC0",
"EventName": "ret_inst",
"BriefDescription": "Return instruction count"
},
{
"EventCode": "0xD0",
"EventName": "control_trans_inst",
"BriefDescription": "Control transfer instruction count"
},
{
"EventCode": "0xE0",
"EventName": "ex9_inst",
"BriefDescription": "EXEC.IT instruction count"
},
{
"EventCode": "0xF0",
"EventName": "int_mul_inst",
"BriefDescription": "Integer multiplication instruction count"
},
{
"EventCode": "0x100",
"EventName": "int_div_rem_inst",
"BriefDescription": "Integer division/remainder instruction count"
},
{
"EventCode": "0x110",
"EventName": "float_load_inst",
"BriefDescription": "Floating-point load instruction count"
},
{
"EventCode": "0x120",
"EventName": "float_store_inst",
"BriefDescription": "Floating-point store instruction count"
},
{
"EventCode": "0x130",
"EventName": "float_add_sub_inst",
"BriefDescription": "Floating-point addition/subtraction instruction count"
},
{
"EventCode": "0x140",
"EventName": "float_mul_inst",
"BriefDescription": "Floating-point multiplication instruction count"
},
{
"EventCode": "0x150",
"EventName": "float_fused_muladd_inst",
"BriefDescription": "Floating-point fused multiply-add instruction count"
},
{
"EventCode": "0x160",
"EventName": "float_div_sqrt_inst",
"BriefDescription": "Floating-point division or square-root instruction count"
},
{
"EventCode": "0x170",
"EventName": "other_float_inst",
"BriefDescription": "Other floating-point instruction count"
},
{
"EventCode": "0x180",
"EventName": "int_mul_add_sub_inst",
"BriefDescription": "Integer multiplication and add/sub instruction count"
},
{
"EventCode": "0x190",
"EventName": "retired_ops",
"BriefDescription": "Retired operation count"
}
]
tools/perf/pmu-events/arch/riscv/andes/ax45/memory.json 0 → 100644
View file @ f5102e31
[
{
"EventCode": "0x01",
"EventName": "ilm_access",
"BriefDescription": "ILM access"
},
{
"EventCode": "0x11",
"EventName": "dlm_access",
"BriefDescription": "DLM access"
},
{
"EventCode": "0x21",
"EventName": "icache_access",
"BriefDescription": "ICACHE access"
},
{
"EventCode": "0x31",
"EventName": "icache_miss",
"BriefDescription": "ICACHE miss"
},
{
"EventCode": "0x41",
"EventName": "dcache_access",
"BriefDescription": "DCACHE access"
},
{
"EventCode": "0x51",
"EventName": "dcache_miss",
"BriefDescription": "DCACHE miss"
},
{
"EventCode": "0x61",
"EventName": "dcache_load_access",
"BriefDescription": "DCACHE load access"
},
{
"EventCode": "0x71",
"EventName": "dcache_load_miss",
"BriefDescription": "DCACHE load miss"
},
{
"EventCode": "0x81",
"EventName": "dcache_store_access",
"BriefDescription": "DCACHE store access"
},
{
"EventCode": "0x91",
"EventName": "dcache_store_miss",
"BriefDescription": "DCACHE store miss"
},
{
"EventCode": "0xA1",
"EventName": "dcache_wb",
"BriefDescription": "DCACHE writeback"
}
]
tools/perf/pmu-events/arch/riscv/andes/ax45/microarch.json 0 → 100644
View file @ f5102e31
[
{
"EventCode": "0xB1",
"EventName": "cycle_wait_icache_fill",
"BriefDescription": "Cycles waiting for ICACHE fill data"
},
{
"EventCode": "0xC1",
"EventName": "cycle_wait_dcache_fill",
"BriefDescription": "Cycles waiting for DCACHE fill data"
},
{
"EventCode": "0xD1",
"EventName": "uncached_ifetch_from_bus",
"BriefDescription": "Uncached ifetch data access from bus"
},
{
"EventCode": "0xE1",
"EventName": "uncached_load_from_bus",
"BriefDescription": "Uncached load data access from bus"
},
{
"EventCode": "0xF1",
"EventName": "cycle_wait_uncached_ifetch",
"BriefDescription": "Cycles waiting for uncached ifetch data from bus"
},
{
"EventCode": "0x101",
"EventName": "cycle_wait_uncached_load",
"BriefDescription": "Cycles waiting for uncached load data from bus"
},
{
"EventCode": "0x111",
"EventName": "main_itlb_access",
"BriefDescription": "Main ITLB access"
},
{
"EventCode": "0x121",
"EventName": "main_itlb_miss",
"BriefDescription": "Main ITLB miss"
},
{
"EventCode": "0x131",
"EventName": "main_dtlb_access",
"BriefDescription": "Main DTLB access"
},
{
"EventCode": "0x141",
"EventName": "main_dtlb_miss",
"BriefDescription": "Main DTLB miss"
},
{
"EventCode": "0x151",
"EventName": "cycle_wait_itlb_fill",
"BriefDescription": "Cycles waiting for Main ITLB fill data"
},
{
"EventCode": "0x161",
"EventName": "pipe_stall_cycle_dtlb_miss",
"BriefDescription": "Pipeline stall cycles caused by Main DTLB miss"
},
{
"EventCode": "0x02",
"EventName": "mispredict_condition_br",
"BriefDescription": "Misprediction of conditional branches"
},
{
"EventCode": "0x12",
"EventName": "mispredict_take_condition_br",
"BriefDescription": "Misprediction of taken conditional branches"
},
{
"EventCode": "0x22",
"EventName": "mispredict_target_ret_inst",
"BriefDescription": "Misprediction of targets of Return instructions"
}
]
tools/perf/pmu-events/arch/riscv/mapfile.csv
View file @ f5102e31
...@@ -17,3 +17,4 @@ ...@@ -17,3 +17,4 @@
0x489-0x8000000000000007-0x[[:xdigit:]]+,v1,sifive/u74,core 0x489-0x8000000000000007-0x[[:xdigit:]]+,v1,sifive/u74,core
0x5b7-0x0-0x0,v1,thead/c900-legacy,core 0x5b7-0x0-0x0,v1,thead/c900-legacy,core
0x67e-0x80000000db0000[89]0-0x[[:xdigit:]]+,v1,starfive/dubhe-80,core 0x67e-0x80000000db0000[89]0-0x[[:xdigit:]]+,v1,starfive/dubhe-80,core
0x31e-0x8000000000008a45-0x[[:xdigit:]]+,v1,andes/ax45,core
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7