Skip to content

L
linux
Commit fc48cf43 authored by Olof Johansson's avatar Olof Johansson
Browse files
Options

Merge tag 'renesas-arm-dt-for-v4.20' of... 

Merge tag 'renesas-arm-dt-for-v4.20' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt

Renesas ARM Based SoC DT Updates for v4.20

* R-Car Gen1 SoCs: Include product name in DTSI files for ease of maintenance
* R-Car Gen2 SoCs:
  - Convert to new DU DT bindings
  - Correct SATA device sizes to 2 MiB
* R-Car H2 (r8a7790) based Porter board: Add DA9063 OnKey PMIC node
* R-Car E2 (r8a7794) based Silk board: Add DA9063 PMIC, RTC and OnKey nodes
* R-Car M2-N (r8a7793) based Gose board: Add DA9210 node for CPU DVFS
* RZ/G1C (R8A77470) SoC:
  - Add GPIO nodes
  - Add PFC support
  - Use r8a77470-sysc binding definitions
* RZ/G1C (r8a77470) iW-RainboW-G23S dev platform:
  - Specify EtherAVB PHY IRQ
  - Add pinctl support for scif1
* RZ/N1D (r9a06g032) SoC: Use r9a06g032-sysctrl binding definitions

* tag 'renesas-arm-dt-for-v4.20' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas:
  ARM: dts: r9a06g032: Use r9a06g032-sysctrl binding definitions
  ARM: dts: Include R-Car Gen1 product name in DTSI files
  ARM: dts: stout: Add DA9063 OnKey node
  ARM: dts: silk: Add DA9063 RTC and OnKey node
  ARM: dts: iwg23s-sbc: specify EtherAVB PHY IRQ
  ARM: dts: r8a77470: Add GPIO support
  ARM: dts: silk: Add DA9063 PMIC node
  ARM: dts: gose: Add DA9210 node for CPU DVFS
  ARM: dts: rcar-gen2: Convert to new DU DT bindings
  ARM: dts: iwg23s-sbc: Add pinctl support for scif1
  ARM: dts: r8a77470: Add PFC support
  ARM: dts: r8a77470: Use r8a77470-sysc binding definitions
  ARM: dts: rcar: Correct SATA device sizes to 2 MiB
Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parents 7adb6bab 1926bd6b
Hide whitespace changes
Inline Side-by-side
Showing with 178 additions and 25 deletions
arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
View file @ fc48cf43
...@@ -35,6 +35,8 @@ &avb { ...@@ -35,6 +35,8 @@ &avb {
phy3: ethernet-phy@3 { phy3: ethernet-phy@3 {
reg = <3>; reg = <3>;
interrupt-parent = <&gpio5>;
interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
micrel,led-mode = <1>; micrel,led-mode = <1>;
}; };
}; };
...@@ -43,6 +45,16 @@ &extal_clk { ...@@ -43,6 +45,16 @@ &extal_clk {
clock-frequency = <20000000>; clock-frequency = <20000000>;
}; };
&pfc {
scif1_pins: scif1 {
groups = "scif1_data_b";
function = "scif1";
};
};
&scif1 { &scif1 {
pinctrl-0 = <&scif1_pins>;
pinctrl-names = "default";
status = "okay"; status = "okay";
}; };
arch/arm/boot/dts/r8a77470.dtsi
View file @ fc48cf43
...@@ -8,6 +8,7 @@ ...@@ -8,6 +8,7 @@
#include <dt-bindings/interrupt-controller/irq.h> #include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/r8a77470-cpg-mssr.h> #include <dt-bindings/clock/r8a77470-cpg-mssr.h>
#include <dt-bindings/power/r8a77470-sysc.h>
/ { / {
compatible = "renesas,r8a77470"; compatible = "renesas,r8a77470";
#address-cells = <2>; #address-cells = <2>;
...@@ -23,7 +24,7 @@ cpu0: cpu@0 { ...@@ -23,7 +24,7 @@ cpu0: cpu@0 {
reg = <0>; reg = <0>;
clock-frequency = <1000000000>; clock-frequency = <1000000000>;
clocks = <&cpg CPG_CORE R8A77470_CLK_Z2>; clocks = <&cpg CPG_CORE R8A77470_CLK_Z2>;
power-domains = <&sysc 5>; power-domains = <&sysc R8A77470_PD_CA7_CPU0>;
next-level-cache = <&L2_CA7>; next-level-cache = <&L2_CA7>;
}; };
...@@ -32,7 +33,7 @@ L2_CA7: cache-controller-0 { ...@@ -32,7 +33,7 @@ L2_CA7: cache-controller-0 {
compatible = "cache"; compatible = "cache";
cache-unified; cache-unified;
cache-level = <2>; cache-level = <2>;
power-domains = <&sysc 21>; power-domains = <&sysc R8A77470_PD_CA7_SCU>;
}; };
}; };
...@@ -60,6 +61,102 @@ soc { ...@@ -60,6 +61,102 @@ soc {
#size-cells = <2>; #size-cells = <2>;
ranges; ranges;
gpio0: gpio@e6050000 {
compatible = "renesas,gpio-r8a77470",
"renesas,rcar-gen2-gpio";
reg = <0 0xe6050000 0 0x50>;
interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
gpio-ranges = <&pfc 0 0 23>;
#interrupt-cells = <2>;
interrupt-controller;
clocks = <&cpg CPG_MOD 912>;
power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 912>;
};
gpio1: gpio@e6051000 {
compatible = "renesas,gpio-r8a77470",
"renesas,rcar-gen2-gpio";
reg = <0 0xe6051000 0 0x50>;
interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
gpio-ranges = <&pfc 0 32 23>;
#interrupt-cells = <2>;
interrupt-controller;
clocks = <&cpg CPG_MOD 911>;
power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 911>;
};
gpio2: gpio@e6052000 {
compatible = "renesas,gpio-r8a77470",
"renesas,rcar-gen2-gpio";
reg = <0 0xe6052000 0 0x50>;
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
gpio-ranges = <&pfc 0 64 32>;
#interrupt-cells = <2>;
interrupt-controller;
clocks = <&cpg CPG_MOD 910>;
power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 910>;
};
gpio3: gpio@e6053000 {
compatible = "renesas,gpio-r8a77470",
"renesas,rcar-gen2-gpio";
reg = <0 0xe6053000 0 0x50>;
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
gpio-ranges = <&pfc 0 96 30>;
gpio-reserved-ranges = <17 10>;
#interrupt-cells = <2>;
interrupt-controller;
clocks = <&cpg CPG_MOD 909>;
power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 909>;
};
gpio4: gpio@e6054000 {
compatible = "renesas,gpio-r8a77470",
"renesas,rcar-gen2-gpio";
reg = <0 0xe6054000 0 0x50>;
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
gpio-ranges = <&pfc 0 128 26>;
#interrupt-cells = <2>;
interrupt-controller;
clocks = <&cpg CPG_MOD 908>;
power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 908>;
};
gpio5: gpio@e6055000 {
compatible = "renesas,gpio-r8a77470",
"renesas,rcar-gen2-gpio";
reg = <0 0xe6055000 0 0x50>;
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
gpio-ranges = <&pfc 0 160 32>;
#interrupt-cells = <2>;
interrupt-controller;
clocks = <&cpg CPG_MOD 907>;
power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 907>;
};
pfc: pin-controller@e6060000 {
compatible = "renesas,pfc-r8a77470";
reg = <0 0xe6060000 0 0x118>;
};
cpg: clock-controller@e6150000 { cpg: clock-controller@e6150000 {
compatible = "renesas,r8a77470-cpg-mssr"; compatible = "renesas,r8a77470-cpg-mssr";
reg = <0 0xe6150000 0 0x1000>; reg = <0 0xe6150000 0 0x1000>;
...@@ -97,7 +194,7 @@ irqc: interrupt-controller@e61c0000 { ...@@ -97,7 +194,7 @@ irqc: interrupt-controller@e61c0000 {
<GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 407>; clocks = <&cpg CPG_MOD 407>;
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 407>; resets = <&cpg 407>;
}; };
...@@ -151,7 +248,7 @@ GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH ...@@ -151,7 +248,7 @@ GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
"ch12", "ch13", "ch14"; "ch12", "ch13", "ch14";
clocks = <&cpg CPG_MOD 219>; clocks = <&cpg CPG_MOD 219>;
clock-names = "fck"; clock-names = "fck";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 219>; resets = <&cpg 219>;
#dma-cells = <1>; #dma-cells = <1>;
dma-channels = <15>; dma-channels = <15>;
...@@ -184,7 +281,7 @@ GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH ...@@ -184,7 +281,7 @@ GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
"ch12", "ch13", "ch14"; "ch12", "ch13", "ch14";
clocks = <&cpg CPG_MOD 218>; clocks = <&cpg CPG_MOD 218>;
clock-names = "fck"; clock-names = "fck";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 218>; resets = <&cpg 218>;
#dma-cells = <1>; #dma-cells = <1>;
dma-channels = <15>; dma-channels = <15>;
...@@ -196,7 +293,7 @@ avb: ethernet@e6800000 { ...@@ -196,7 +293,7 @@ avb: ethernet@e6800000 {
reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>; reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 812>; clocks = <&cpg CPG_MOD 812>;
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 812>; resets = <&cpg 812>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
...@@ -214,7 +311,7 @@ scif0: serial@e6e60000 { ...@@ -214,7 +311,7 @@ scif0: serial@e6e60000 {
dmas = <&dmac0 0x29>, <&dmac0 0x2a>, dmas = <&dmac0 0x29>, <&dmac0 0x2a>,
<&dmac1 0x29>, <&dmac1 0x2a>; <&dmac1 0x29>, <&dmac1 0x2a>;
dma-names = "tx", "rx", "tx", "rx"; dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 721>; resets = <&cpg 721>;
status = "disabled"; status = "disabled";
}; };
...@@ -230,7 +327,7 @@ scif1: serial@e6e68000 { ...@@ -230,7 +327,7 @@ scif1: serial@e6e68000 {
dmas = <&dmac0 0x2d>, <&dmac0 0x2e>, dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,
<&dmac1 0x2d>, <&dmac1 0x2e>; <&dmac1 0x2d>, <&dmac1 0x2e>;
dma-names = "tx", "rx", "tx", "rx"; dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 720>; resets = <&cpg 720>;
status = "disabled"; status = "disabled";
}; };
...@@ -246,7 +343,7 @@ scif2: serial@e6e58000 { ...@@ -246,7 +343,7 @@ scif2: serial@e6e58000 {
dmas = <&dmac0 0x2b>, <&dmac0 0x2c>, dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,
<&dmac1 0x2b>, <&dmac1 0x2c>; <&dmac1 0x2b>, <&dmac1 0x2c>;
dma-names = "tx", "rx", "tx", "rx"; dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 719>; resets = <&cpg 719>;
status = "disabled"; status = "disabled";
}; };
...@@ -262,7 +359,7 @@ scif3: serial@e6ea8000 { ...@@ -262,7 +359,7 @@ scif3: serial@e6ea8000 {
dmas = <&dmac0 0x2f>, <&dmac0 0x30>, dmas = <&dmac0 0x2f>, <&dmac0 0x30>,
<&dmac1 0x2f>, <&dmac1 0x30>; <&dmac1 0x2f>, <&dmac1 0x30>;
dma-names = "tx", "rx", "tx", "rx"; dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 718>; resets = <&cpg 718>;
status = "disabled"; status = "disabled";
}; };
...@@ -278,7 +375,7 @@ scif4: serial@e6ee0000 { ...@@ -278,7 +375,7 @@ scif4: serial@e6ee0000 {
dmas = <&dmac0 0xfb>, <&dmac0 0xfc>, dmas = <&dmac0 0xfb>, <&dmac0 0xfc>,
<&dmac1 0xfb>, <&dmac1 0xfc>; <&dmac1 0xfb>, <&dmac1 0xfc>;
dma-names = "tx", "rx", "tx", "rx"; dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 715>; resets = <&cpg 715>;
status = "disabled"; status = "disabled";
}; };
...@@ -294,7 +391,7 @@ scif5: serial@e6ee8000 { ...@@ -294,7 +391,7 @@ scif5: serial@e6ee8000 {
dmas = <&dmac0 0xfd>, <&dmac0 0xfe>, dmas = <&dmac0 0xfd>, <&dmac0 0xfe>,
<&dmac1 0xfd>, <&dmac1 0xfe>; <&dmac1 0xfd>, <&dmac1 0xfe>;
dma-names = "tx", "rx", "tx", "rx"; dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 714>; resets = <&cpg 714>;
status = "disabled"; status = "disabled";
}; };
...@@ -309,7 +406,7 @@ gic: interrupt-controller@f1001000 { ...@@ -309,7 +406,7 @@ gic: interrupt-controller@f1001000 {
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>; interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
clocks = <&cpg CPG_MOD 408>; clocks = <&cpg CPG_MOD 408>;
clock-names = "clk"; clock-names = "clk";
power-domains = <&sysc 32>; power-domains = <&sysc R8A77470_PD_ALWAYS_ON>;
resets = <&cpg 408>; resets = <&cpg 408>;
}; };
......
arch/arm/boot/dts/r8a7778.dtsi
View file @ fc48cf43
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0
/* /*
* Device Tree Source for Renesas r8a7778 * Device Tree Source for the R-Car M1A (R8A77781) SoC
* *
* Copyright (C) 2013 Renesas Solutions Corp. * Copyright (C) 2013 Renesas Solutions Corp.
* Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> * Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
......
arch/arm/boot/dts/r8a7779.dtsi
View file @ fc48cf43
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0
/* /*
* Device Tree Source for Renesas r8a7779 * Device Tree Source for the R-Car H1 (R8A77790) SoC
* *
* Copyright (C) 2013 Renesas Solutions Corp. * Copyright (C) 2013 Renesas Solutions Corp.
* Copyright (C) 2013 Simon Horman * Copyright (C) 2013 Simon Horman
...@@ -344,7 +344,7 @@ tmu2: timer@ffd82000 { ...@@ -344,7 +344,7 @@ tmu2: timer@ffd82000 {
sata: sata@fc600000 { sata: sata@fc600000 {
compatible = "renesas,sata-r8a7779", "renesas,rcar-sata"; compatible = "renesas,sata-r8a7779", "renesas,rcar-sata";
reg = <0xfc600000 0x2000>; reg = <0xfc600000 0x200000>;
interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp1_clks R8A7779_CLK_SATA>; clocks = <&mstp1_clks R8A7779_CLK_SATA>;
power-domains = <&sysc R8A7779_PD_ALWAYS_ON>; power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
......
arch/arm/boot/dts/r8a7790-stout.dts
View file @ fc48cf43
...@@ -318,6 +318,10 @@ pmic@58 { ...@@ -318,6 +318,10 @@ pmic@58 {
interrupts = <2 IRQ_TYPE_LEVEL_LOW>; interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
interrupt-controller; interrupt-controller;
onkey {
compatible = "dlg,da9063-onkey";
};
rtc { rtc {
compatible = "dlg,da9063-rtc"; compatible = "dlg,da9063-rtc";
}; };
......
arch/arm/boot/dts/r8a7790.dtsi
View file @ fc48cf43
...@@ -1559,7 +1559,7 @@ mmcif1: mmc@ee220000 { ...@@ -1559,7 +1559,7 @@ mmcif1: mmc@ee220000 {
sata0: sata@ee300000 { sata0: sata@ee300000 {
compatible = "renesas,sata-r8a7790", compatible = "renesas,sata-r8a7790",
"renesas,rcar-gen2-sata"; "renesas,rcar-gen2-sata";
reg = <0 0xee300000 0 0x2000>; reg = <0 0xee300000 0 0x200000>;
interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 815>; clocks = <&cpg CPG_MOD 815>;
power-domains = <&sysc R8A7790_PD_ALWAYS_ON>; power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
...@@ -1570,7 +1570,7 @@ sata0: sata@ee300000 { ...@@ -1570,7 +1570,7 @@ sata0: sata@ee300000 {
sata1: sata@ee500000 { sata1: sata@ee500000 {
compatible = "renesas,sata-r8a7790", compatible = "renesas,sata-r8a7790",
"renesas,rcar-gen2-sata"; "renesas,rcar-gen2-sata";
reg = <0 0xee500000 0 0x2000>; reg = <0 0xee500000 0 0x200000>;
interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 814>; clocks = <&cpg CPG_MOD 814>;
power-domains = <&sysc R8A7790_PD_ALWAYS_ON>; power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
......
arch/arm/boot/dts/r8a7791.dtsi
View file @ fc48cf43
...@@ -1543,7 +1543,7 @@ mmcif0: mmc@ee200000 { ...@@ -1543,7 +1543,7 @@ mmcif0: mmc@ee200000 {
sata0: sata@ee300000 { sata0: sata@ee300000 {
compatible = "renesas,sata-r8a7791", compatible = "renesas,sata-r8a7791",
"renesas,rcar-gen2-sata"; "renesas,rcar-gen2-sata";
reg = <0 0xee300000 0 0x2000>; reg = <0 0xee300000 0 0x200000>;
interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 815>; clocks = <&cpg CPG_MOD 815>;
power-domains = <&sysc R8A7791_PD_ALWAYS_ON>; power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
...@@ -1554,7 +1554,7 @@ sata0: sata@ee300000 { ...@@ -1554,7 +1554,7 @@ sata0: sata@ee300000 {
sata1: sata@ee500000 { sata1: sata@ee500000 {
compatible = "renesas,sata-r8a7791", compatible = "renesas,sata-r8a7791",
"renesas,rcar-gen2-sata"; "renesas,rcar-gen2-sata";
reg = <0 0xee500000 0 0x2000>; reg = <0 0xee500000 0 0x200000>;
interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 814>; clocks = <&cpg CPG_MOD 814>;
power-domains = <&sysc R8A7791_PD_ALWAYS_ON>; power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
......
arch/arm/boot/dts/r8a7792.dtsi
View file @ fc48cf43
...@@ -829,7 +829,6 @@ jpu: jpeg-codec@fe980000 { ...@@ -829,7 +829,6 @@ jpu: jpeg-codec@fe980000 {
du: display@feb00000 { du: display@feb00000 {
compatible = "renesas,du-r8a7792"; compatible = "renesas,du-r8a7792";
reg = <0 0xfeb00000 0 0x40000>; reg = <0 0xfeb00000 0 0x40000>;
reg-names = "du";
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 724>, clocks = <&cpg CPG_MOD 724>,
......
arch/arm/boot/dts/r8a7793-gose.dts
View file @ fc48cf43
...@@ -596,6 +596,10 @@ &cmt0 { ...@@ -596,6 +596,10 @@ &cmt0 {
status = "okay"; status = "okay";
}; };
&cpu0 {
cpu0-supply = <&vdd_dvfs>;
};
&rwdt { &rwdt {
timeout-sec = <60>; timeout-sec = <60>;
status = "okay"; status = "okay";
...@@ -725,6 +729,18 @@ wdt { ...@@ -725,6 +729,18 @@ wdt {
compatible = "dlg,da9063-watchdog"; compatible = "dlg,da9063-watchdog";
}; };
}; };
vdd_dvfs: regulator@68 {
compatible = "dlg,da9210";
reg = <0x68>;
interrupt-parent = <&irqc0>;
interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
regulator-min-microvolt = <1000000>;
regulator-max-microvolt = <1000000>;
regulator-boot-on;
regulator-always-on;
};
}; };
&i2c4 { &i2c4 {
......
arch/arm/boot/dts/r8a7794-silk.dts
View file @ fc48cf43
...@@ -405,6 +405,31 @@ &i2c1 { ...@@ -405,6 +405,31 @@ &i2c1 {
clock-frequency = <400000>; clock-frequency = <400000>;
}; };
&i2c7 {
status = "okay";
clock-frequency = <100000>;
pmic@58 {
compatible = "dlg,da9063";
reg = <0x58>;
interrupt-parent = <&gpio3>;
interrupts = <31 IRQ_TYPE_LEVEL_LOW>;
interrupt-controller;
onkey {
compatible = "dlg,da9063-onkey";
};
rtc {
compatible = "dlg,da9063-rtc";
};
wdt {
compatible = "dlg,da9063-watchdog";
};
};
};
&mmcif0 { &mmcif0 {
pinctrl-0 = <&mmcif0_pins>; pinctrl-0 = <&mmcif0_pins>;
pinctrl-names = "default"; pinctrl-names = "default";
......
arch/arm/boot/dts/r8a7794.dtsi
View file @ fc48cf43
...@@ -1349,7 +1349,6 @@ fdp1@fe940000 { ...@@ -1349,7 +1349,6 @@ fdp1@fe940000 {
du: display@feb00000 { du: display@feb00000 {
compatible = "renesas,du-r8a7794"; compatible = "renesas,du-r8a7794";
reg = <0 0xfeb00000 0 0x40000>; reg = <0 0xfeb00000 0 0x40000>;
reg-names = "du";
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>; clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>;
......
arch/arm/boot/dts/r9a06g032.dtsi
View file @ fc48cf43
...@@ -7,6 +7,7 @@ ...@@ -7,6 +7,7 @@
*/ */
#include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/r9a06g032-sysctrl.h>
/ { / {
compatible = "renesas,r9a06g032"; compatible = "renesas,r9a06g032";
...@@ -21,14 +22,14 @@ cpu@0 { ...@@ -21,14 +22,14 @@ cpu@0 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a7"; compatible = "arm,cortex-a7";
reg = <0>; reg = <0>;
clocks = <&sysctrl 84>; clocks = <&sysctrl R9A06G032_CLK_A7MP>;
}; };
cpu@1 { cpu@1 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a7"; compatible = "arm,cortex-a7";
reg = <1>; reg = <1>;
clocks = <&sysctrl 84>; clocks = <&sysctrl R9A06G032_CLK_A7MP>;
enable-method = "renesas,r9a06g032-smp"; enable-method = "renesas,r9a06g032-smp";
cpu-release-addr = <0 0x4000c204>; cpu-release-addr = <0 0x4000c204>;
}; };
...@@ -82,7 +83,7 @@ uart0: serial@40060000 { ...@@ -82,7 +83,7 @@ uart0: serial@40060000 {
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>; reg-shift = <2>;
reg-io-width = <4>; reg-io-width = <4>;
clocks = <&sysctrl 146>; clocks = <&sysctrl R9A06G032_CLK_UART0>;
clock-names = "baudclk"; clock-names = "baudclk";
status = "disabled"; status = "disabled";
}; };
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7