Commit fef5c646 authored by Andrew Lunn's avatar Andrew Lunn Committed by Shawn Guo

ARM: dts: vf610-zii-dev-c: Wire up PHY interrupts

The PHYs embedded in the switch direct there interrupts through the
switch interrupt controllers. Now that devel C has its switch
interrupts connected to the SoC, the PHY interrupts can be used by
phylib. Explicitly include MDIO nodes in the switch device tree nodes,
and link the PHY interrupts back to the switch interrupt
controller. Also, link the ports to the PHYs on the MDIO bus.
Signed-off-by: default avatarAndrew Lunn <andrew@lunn.ch>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 51dab7d9
...@@ -97,21 +97,25 @@ fixed-link { ...@@ -97,21 +97,25 @@ fixed-link {
port@1 { port@1 {
reg = <1>; reg = <1>;
label = "lan1"; label = "lan1";
phy-handle = <&switch0phy1>;
}; };
port@2 { port@2 {
reg = <2>; reg = <2>;
label = "lan2"; label = "lan2";
phy-handle = <&switch0phy2>;
}; };
port@3 { port@3 {
reg = <3>; reg = <3>;
label = "lan3"; label = "lan3";
phy-handle = <&switch0phy3>;
}; };
port@4 { port@4 {
reg = <4>; reg = <4>;
label = "lan4"; label = "lan4";
phy-handle = <&switch0phy4>;
}; };
switch0port10: port@10 { switch0port10: port@10 {
...@@ -121,6 +125,35 @@ switch0port10: port@10 { ...@@ -121,6 +125,35 @@ switch0port10: port@10 {
link = <&switch1port10>; link = <&switch1port10>;
}; };
}; };
mdio {
#address-cells = <1>;
#size-cells = <0>;
switch0phy1: switch0phy@1 {
reg = <1>;
interrupt-parent = <&switch0>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
};
switch0phy2: switch0phy@2 {
reg = <2>;
interrupt-parent = <&switch0>;
interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
};
switch0phy3: switch0phy@3 {
reg = <3>;
interrupt-parent = <&switch0>;
interrupts = <3 IRQ_TYPE_LEVEL_HIGH>;
};
switch0phy4: switch0phy@4 {
reg = <4>;
interrupt-parent = <&switch0>;
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
};
};
}; };
}; };
...@@ -150,21 +183,25 @@ ports { ...@@ -150,21 +183,25 @@ ports {
port@1 { port@1 {
reg = <1>; reg = <1>;
label = "lan5"; label = "lan5";
phy-handle = <&switch1phy1>;
}; };
port@2 { port@2 {
reg = <2>; reg = <2>;
label = "lan6"; label = "lan6";
phy-handle = <&switch1phy2>;
}; };
port@3 { port@3 {
reg = <3>; reg = <3>;
label = "lan7"; label = "lan7";
phy-handle = <&switch1phy3>;
}; };
port@4 { port@4 {
reg = <4>; reg = <4>;
label = "lan8"; label = "lan8";
phy-handle = <&switch1phy4>;
}; };
...@@ -175,6 +212,34 @@ switch1port10: port@10 { ...@@ -175,6 +212,34 @@ switch1port10: port@10 {
link = <&switch0port10>; link = <&switch0port10>;
}; };
}; };
mdio {
#address-cells = <1>;
#size-cells = <0>;
switch1phy1: switch1phy@1 {
reg = <1>;
interrupt-parent = <&switch1>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
};
switch1phy2: switch1phy@2 {
reg = <2>;
interrupt-parent = <&switch1>;
interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
};
switch1phy3: switch1phy@3 {
reg = <3>;
interrupt-parent = <&switch1>;
interrupts = <3 IRQ_TYPE_LEVEL_HIGH>;
};
switch1phy4: switch1phy@4 {
reg = <4>;
interrupt-parent = <&switch1>;
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
};
};
}; };
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment