- 18 Apr, 2019 2 commits
-
-
Chen-Yu Tsai authored
The Bananapi M3 and Cubietruck Plus both have USB OTG ports wired to the SoC and PMIC in the same way, with the N_VBUSEN pin on the PMIC controlling VBUS output, the PMIC's VBUS input for sensing VBUS, and PH11 on the SoC for sensing the ID pin. Enable OTG on both boards. Signed-off-by:
Chen-Yu Tsai <wens@csie.org> Signed-off-by:
Maxime Ripard <maxime.ripard@bootlin.com>
-
Quentin Schulz authored
The AXP813/818 has a VBUS power input. Add a device node for it, now that we support it. Signed-off-by:
Quentin Schulz <quentin.schulz@bootlin.com> [wens@csie.org: Add commit message] Signed-off-by:
-
- 17 Apr, 2019 5 commits
-
-
Maxime Ripard authored
We try to keep the PIO nodes ordered alphabetically, but this doesn't always work out. Let's fix it. Signed-off-by: -
Maxime Ripard authored
The I7 DTS uses an spdif-out property with an "okay" value. However, that property isn't documented anywhere, and isn't used anywhere either. Remove it. Signed-off-by: -
Maxime Ripard authored
While the USB PHY Device Tree mandates that the name of the ID detect pin should be usb0_id_det-gpios, a significant number of device tree use usb0_id_det-gpio instead. This was functional because the GPIO framework falls back to the gpio suffix that is legacy, but we should fix this. Commit 2c515b0d ("ARM: sunxi: Fix the USB PHY ID detect GPIO properties") was supposed to fix this, but one fell through the cracks. Signed-off-by:
-
Maxime Ripard authored
Some nodes still have pinctrl-names entry, yet they don't have any pinctrl group anymore. Drop them. Signed-off-by: -
Maxime Ripard authored
Neither the OHCI or EHCI bindings are using the phy-names property, so we can just drop it. Acked-by:
-
- 15 Apr, 2019 1 commit
-
-
Pablo Greco authored
The device node dereferences are out of order, sort them. Signed-off-by:
Pablo Greco <pgreco@centosproject.org> Signed-off-by:
-
- 10 Apr, 2019 1 commit
-
-
Maxime Ripard authored
The MBUS (and its associated controller) is the bus in the Allwinner SoCs that DMA devices use in the system to access the memory. Among other things (and depending on the SoC generation), it can also enforce priorities or report bandwidth usages on a per-master basis. One of the most notable thing is that instead of having the same mapping for the RAM than the CPU, it maps it at address 0, which means we'll have to do address translation thanks to the dma-ranges property. Signed-off-by:
-
- 09 Apr, 2019 5 commits
-
-
Ondrej Jirman authored
Add new Xunlong Orange Pi 3 board compatible string to the bindings documentation. Signed-off-by:
Ondrej Jirman <megous@megous.com> Signed-off-by:
-
Chen-Yu Tsai authored
I2C2 is available on the PE pingroup, on the same pins as the camera sensor interface (CSI) controller's camera control interface pins. This provides an option to use I2C2 instead of that control interface to configure camera sensors. Add a pinctrl node for it. The property /omit-if-no-ref/ is added to keep the device tree blob size down if it is unused. Signed-off-by:
-
Clément Péron authored
Beelink GS1 device-tree has been introduced. Add it to the sunxi yaml documentation. Signed-off-by:
Clément Péron <peron.clem@gmail.com> Signed-off-by:
-
Ondrej Jirman authored
TBS A711 tablet has volume up/down keys connected to r_lradc. Add support for these keys. Signed-off-by:
-
Ziping Chen authored
Allwinner A83T SoC has a low res adc like the one in Allwinner A10 SoC. Now the driver has been modified to support it. Add support for it. Signed-off-by:
Ziping Chen <techping.chan@gmail.com> Signed-off-by:
-
- 08 Apr, 2019 1 commit
-
-
Miquel Raynal authored
In the current state, A33 NAND controllers use PIO during transfers. Throughput can be increased thanks to the use of DMA (mostly during reads, because of the ECC pipelining feature). Besides the usual addition of DMA DT properties, because the A33 NAND DMA handling is different than for older SoCs, we must also update the compatible which has recently been introduced for this purpose. Signed-off-by:
Miquel Raynal <miquel.raynal@bootlin.com> Signed-off-by:
-
- 05 Apr, 2019 1 commit
-
-
Ondrej Jirman authored
TBS A711 tablet contains u-blox NEO-6M module connected to UART2. Enable UART2 to gain access to the module from userspace. Signed-off-by:
-
- 04 Apr, 2019 2 commits
-
-
Maxime Ripard authored
We have for the H3 boards some kind of cargo cult apparently, where we would have a pinctrl node even for GPIOs without any particular settings. This is pretty much useless, so let's remove them. Acked-by:
Linus Walleij <linus.walleij@linaro.org> Signed-off-by:
-
Maxime Ripard authored
So far we've enabled pull-up and pull-down resistors on GPIOs using a pinctrl node. Now that the GPIO binding allows for a flag to declare this, let's switch to it. This brings us closer to removing all the GPIO pinctrl nodes, which will in turn allow us to switch the pinctrl strict mode on. Acked-by:
-
- 02 Apr, 2019 2 commits
-
-
Maxime Ripard authored
The NAND chips in our DTs have address and size cells, even though they don't have any child nodes. Remove them. Reviewed-by:
-
Maxime Ripard authored
The NAND controller node name should be nand-controller and not nand as we used previously according to the devicetree specification. Let's fix our DTs. Reviewed-by:
-
- 01 Apr, 2019 6 commits
-
-
Ondrej Jirman authored
A83T DTSI has cpu clocks defined only on the first CPU in each cluster. We can bring down any CPU in the cluster, so we need to define clock for each CPU, so that the system knows what clock to use if the first CPU is down. Also move the clocks property below the compatible on cpus where it is already defined. Property "clock-names" is not needed. Signed-off-by:
-
Ondrej Jirman authored
Add pin definitions for UART2 PB pins. These are used on TBS-A711 tablet. Signed-off-by:
-
Ondrej Jirman authored
A711 tablet has BMA250 accelerometer connected to I2C1 bus. Enable both the I2C1 bus and add the accelerometer device to it. Signed-off-by:
-
Ondrej Jirman authored
Enable to use CPUs as cooling device in the future, by adding "#cooling-cells" to each CPU node. This property should be present for all the CPUs of a cluster. If these are present only for a subset of CPUs of a cluster then things will start falling apart as soon as the CPUs are brought online in a different order. For example, this will happen because the operating system looks for such properties in the CPU node it is trying to bring up, so that it can register a cooling device. Signed-off-by:
-
Ondrej Jirman authored
A83T has 5 UART interfaces, but only the first two have their nodes defined in sun8i-a83t.dtsi. Add nodes for the missing interfaces. Signed-off-by:
-
Ondrej Jirman authored
TBS A711 tablet has a bcm20702a1 bluetooth chip (part of AP6210 WiFi/BT module) connected to UART1. Add node for the blutooth chip. The driver needs brcm/BCM20702A1.hcd firmware file to run. Signed-off-by:
-
- 26 Mar, 2019 2 commits
-
-
Mans Rullgard authored
The recently added uart mux options had a few typos. Fix them. Fixes: 43d0fe112585 ("ARM: dts: sun7i: add pinctrl for missing uart mux options") Reported-by:Werner Böllmann <Werner.Boellmann@fh-dortmund.de> Signed-off-by:
Mans Rullgard <mans@mansr.com> Signed-off-by:
-
Maxime Ripard authored
We switched to the generic pinctrl binding some time ago, yet the GMAC pinctrl node apparently slipped through. Fix this. Acked-by:
-
- 25 Mar, 2019 12 commits
-
-
Maxime Ripard authored
The USB OTG binding we have mandates to have a dr_mode property, yet not all boards are setting it. Since the generic otg binding states that the default mode should be the OTG mode, let's use that one in our DTSI. Acked-by:
-
Maxime Ripard authored
The NAND pinctrl nodes names don't follow the pattern we've used and enforced for some time. Make sure they do. Acked-by:
-
Maxime Ripard authored
The children nodes of the pinctrl node hadn't have any reg property for quite some time, so we don't need the size-cells property. Remove it. Acked-by:
-
Maxime Ripard authored
The SATA controller never have any children nodes, so we don't need the address and size cells properties. Acked-by:
-
Maxime Ripard authored
The AHCI node was introduced with a typo in the reset-names property that got written resets-name instead. This was working because the reset is optional for that driver, and the controller was put out of reset by the bootloader. Fixes: 41c64d33 ("ARM: dts: sun8i: r40: add sata node") Acked-by:
-
Maxime Ripard authored
Even though it doesn't make any difference at the binary level, the reg property is an array of cells, and should be represented as such. Acked-by:
-
Maxime Ripard authored
The regulator properties suffix is -supply, yet a _supply slipped in. This was working because the regulator framework will provide a dummy regulator when none is provided in the device tree, and the regulator itself was always enabled. Fixes: 90c5d7cd ("ARM: dts: sun8i: a711: Add regulator support") Acked-by:
-
Maxime Ripard authored
Even though we shouldn't really have any external user of the clock provided by the TCON, if clock-output-names is set, then #clock-cells must be there as well. Fix this. Acked-by:
-
Maxime Ripard authored
While the USB PHY Device Tree mandates that the name of the VBUS detect pin should be usb0_vbus_det-gpios, a significant number of device tree use usb0_vbus_det-gpio instead. This was functional because the GPIO framework falls back to the gpio suffix that is legacy, but we should fix this. Acked-by:
-
Maxime Ripard authored
While the USB PHY Device Tree mandates that the name of the ID detect pin should be usb0_id_det-gpios, a significant number of device tree use usb0_id_det-gpio instead. This was functional because the GPIO framework falls back to the gpio suffix that is legacy, but we should fix this. Acked-by:
-
Maxime Ripard authored
The i2c-gpio driver uses named gpios now and the array of GPIOs is deprecated. Switch to the new binding. Acked-by:
-
Maxime Ripard authored
As can be shown by the YAML schema now, the combination of GIC compatibles we were using has never been an option. Switch to the gic-400 variant, which is the more correct option. Acked-by:
-
