- 19 Oct, 2010 12 commits
-
-
Eric Bénard authored
Tested on i.MX25 and i.MX35 and i.MX51 Signed-off-by:Eric Bénard <eric@eukrea.com>
-
Eric Bénard authored
the attached patch allows SD to work on i.MX51 with Wolfram's drivers Tested on i.MX51. Based on original patch from: Richard Zhu <r65037@freescale.com> Signed-off-by: -
Eric Bénard authored
Based on original patch from: Richard Zhu <r65037@freescale.com> Signed-off-by: -
Eric Bénard authored
Signed-off-by: -
Eric Bénard authored
Signed-off-by: -
Eric Bénard authored
Signed-off-by: -
Eric Bénard authored
the PHY is UTMI so don't create an ULPI viewpoint. Signed-off-by: -
Eric Bénard authored
Without this exiting WFI can result in cache corruption. Code taken from Freescale's 2.6.27 BSP and tested on i.MX35 Signed-off-by: -
Eric Bénard authored
this patch fix the following errors : arch/arm/plat-mxc/devices/platform-imx-dma.c:44: error: ‘MX25_SDMA_BASE_ADDR’ undeclared here (not in a function) arch/arm/plat-mxc/devices/platform-imx-dma.c:44: error: ‘MX25_INT_SDMA’ undeclared here (not in a function) Signed-off-by:Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
-
Eric Bénard authored
* get_rate_arm : when 400MHz clock is selected (cctl & 1<<14), ARM clock is 400MHz (MPLL * 3 / 4) and not 800MHz * get_rate_per : peripherals's clock is derived from AHB and not from IPG (ref manual : figure 5-1) * can2_clk : use the correct ID * without this patch, peripherals getting their clock from PER clocks work fine because of the 2 errors which fix themselves (ARM clock x 2 and per clock actually based on IPG which is AHB/2) but flexcan can't work as it gets its clock from IPG and thus calculates its bitrate using a reference value which is twice what it really is. Signed-off-by: -
Marc Kleine-Budde authored
During the reorganisation of the imx-i2c devices (in 64de5ec1) the 3rd imx-i2c device for the mx35 got lost. This patch adds the missing device. Signed-off-by:
Marc Kleine-Budde <mkl@pengutronix.de> Acked-by:
Sascha Hauer <s.hauer@pengutronix.de>
-
Dinh Nguyen authored
Add IRAM(Internal RAM) allocation functions using GENERIC_ALLOCATOR. The allocation size is 4KB multiples to guarantee alignment. The idea for these functions is for i.MX platforms to use them to dynamically allocate IRAM usage. Applies on 2.6.36-rc7 Signed-off-by:
Dinh Nguyen <Dinh.Nguyen@freescale.com> Reviewed-by:
Amit Kucheria <amit.kucheria@canonical.com> Acked-by:
-
- 11 Oct, 2010 18 commits
-
-
Amit Kucheria authored
Ethernet hangs off OTG Signed-off-by:
Amit Kucheria <amit.kucheria@linaro.org> Signed-off-by:
-
Amit Kucheria authored
Get serial port working for now Signed-off-by:
-
David Jander authored
The i.MX51 ECSPI has a fifo size of 64 entries instead of 8 entries as found on the other cspi bus devices. Cc: Jason Wang <jason77.wang@gmail.com> Signed-off-by:
David Jander <david@protonic.nl> Signed-off-by:
Grant Likely <grant.likely@secretlab.ca> Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Wolfram Sang authored
So the correct clock will be taken for each of the two independent controllers. Signed-off-by:
Wolfram Sang <w.sang@pengutronix.de> Cc: Eric Bénard <eric@eukrea.com> Signed-off-by:
-
Peter Korsgaard authored
Documentation/gpio.txt specifies that the value argument to gpio_set_value() should be handled as a boolean (E.G. != 0 is high), so use the same logic as in _set_direction(). Signed-off-by:
Peter Korsgaard <jacmet@sunsite.dk> Signed-off-by:
-
Juergen Beisert authored
i.MX35 CPUs marked with "MCIMX357CJQ5C M99V CTHA0943B" are coming with bogus L2 cache settings. If these settings are kept unmodified prior enabling the L2 cache the CPU runs amok immediately when its enabled. This fix should not hurt already working CPUs, as they are using the written register value already. Its currently unknown if its possible to detect the production lot from the software to fix only affected CPUs. While at it, make sure that mxc_init_l2x0 is only executed on i.MX31/35 Signed-off-by:
Juergen Beisert <jbe@pengutronix.de> Signed-off-by:
Michael Grzeschik <m.grzeschik@pengutronix.de> Signed-off-by:
-
Uwe Kleine-König authored
This fixes arch/arm/mach-mx3/mach-cpuimx35.c:143: warning: 'otg_pdata' defined but not used arch/arm/mach-mx3/mach-cpuimx35.c:148: warning: 'usbh1_pdata' defined but not used when USB_ULPI is not selected. Signed-off-by:
-
Uwe Kleine-König authored
Signed-off-by:
-
Uwe Kleine-König authored
Signed-off-by:
-
Eric Bénard authored
Based on work done earlier by Sascha Hauer Signed-off-by:
-
Sascha Hauer authored
Also, remove the deprecated symbols from arch/arm/mach-mx3/cpu.c Signed-off-by:
-
Eric Bénard authored
Signed-off-by:
-
Eric Bénard authored
Signed-off-by:
-
Eric Bénard authored
Signed-off-by:
-
Wolfram Sang authored
Signed-off-by:
-
Wolfram Sang authored
Signed-off-by:
-
Wolfram Sang authored
Signed-off-by:
-
- 04 Oct, 2010 1 commit
-
-
Eric Bénard authored
- remove functions which are no more necessary for tsc2007 - indent platform_data for better readability Signed-off-by:
-
- 01 Oct, 2010 9 commits
-
-
Uwe Kleine-König authored
The first argument to I2C_BOARD_INFO is used to assign .type, so it should not be specified a second time. For the rtc-pcf8563/pcf8563 entry gcc preferred pcf8563, so did I. Signed-off-by:
-
Uwe Kleine-König authored
This fixes the following sparse warning: arch/arm/mach-imx/pcm970-baseboard.c:224:13: warning: symbol 'pcm970_baseboard_init' was not declared. Should it be static? Signed-off-by:
-
Uwe Kleine-König authored
Making the lists signed fixes sparse warnings like: arch/arm/mach-imx/mach-mx27_3ds.c:94:31: warning: incorrect type in argument 1 (different signedness) arch/arm/mach-imx/mach-mx27_3ds.c:94:31: expected int const *pin_list arch/arm/mach-imx/mach-mx27_3ds.c:94:31: got unsigned int static [toplevel] *<noident> Signed-off-by:
-
Uwe Kleine-König authored
This fixes the following sparse warning: arch/arm/mach-imx/pcm970-baseboard.c:203:30: warning: symbol 'pcm970_sja1000_platform_data' was not declared. Should it be static? Signed-off-by:
-
Uwe Kleine-König authored
This fixes many sparse warnings like: arch/arm/mach-imx/clock-imx27.c:597:1: warning: Using plain integer as NULL pointer Signed-off-by:
-
Sascha Hauer authored
Currently the uarts and timer only work because they are turned on by reset default. Make them secondary clocks of their corresponding peripheral clocks to make sure they are turned on when necessary. Also, register some clocks to get rid of compiler warnings Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
Uwe Kleine-König authored
Addiontionally make the interrupt #defines match the base address defines MX.._NFC_BASE_ADDR. Signed-off-by:
-
Sascha Hauer authored
Signed-off-by:
-
