bnx2x.h 50.3 KB
Newer Older
1 2
/* bnx2x.h: Broadcom Everest network driver.
 *
3
 * Copyright (c) 2007-2010 Broadcom Corporation
4 5 6 7 8
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation.
 *
9 10
 * Maintained by: Eilon Greenstein <eilong@broadcom.com>
 * Written by: Eliezer Tamir
11 12 13 14 15
 * Based on code from Michael Chan's bnx2 driver
 */

#ifndef BNX2X_H
#define BNX2X_H
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
16 17
#include <linux/netdevice.h>
#include <linux/types.h>
18

19 20 21 22 23 24
/* compilation time flags */

/* define this to make the driver freeze on error to allow getting debug info
 * (you will need to reboot afterwards) */
/* #define BNX2X_STOP_ON_ERROR */

25 26
#define DRV_MODULE_VERSION      "1.62.11-0"
#define DRV_MODULE_RELDATE      "2011/01/31"
27 28
#define BNX2X_BC_VER            0x040200

29 30 31 32
#define BNX2X_MULTI_QUEUE

#define BNX2X_NEW_NAPI

Shmulik Ravid's avatar
Shmulik Ravid committed
33 34 35
#if defined(CONFIG_DCB)
#define BCM_DCB
#endif
36 37
#if defined(CONFIG_CNIC) || defined(CONFIG_CNIC_MODULE)
#define BCM_CNIC 1
38
#include "../cnic_if.h"
39
#endif
40

41 42 43 44 45 46 47
#ifdef BCM_CNIC
#define BNX2X_MIN_MSIX_VEC_CNT 3
#define BNX2X_MSIX_VEC_FP_START 2
#else
#define BNX2X_MIN_MSIX_VEC_CNT 2
#define BNX2X_MSIX_VEC_FP_START 1
#endif
48 49

#include <linux/mdio.h>
50
#include <linux/pci.h>
Eilon Greenstein's avatar
Eilon Greenstein committed
51 52 53 54
#include "bnx2x_reg.h"
#include "bnx2x_fw_defs.h"
#include "bnx2x_hsi.h"
#include "bnx2x_link.h"
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
55
#include "bnx2x_dcb.h"
56
#include "bnx2x_stats.h"
Eilon Greenstein's avatar
Eilon Greenstein committed
57

58 59
/* error/debug prints */

60
#define DRV_MODULE_NAME		"bnx2x"
61 62

/* for messages that are currently off */
63 64 65 66 67
#define BNX2X_MSG_OFF			0
#define BNX2X_MSG_MCP			0x010000 /* was: NETIF_MSG_HW */
#define BNX2X_MSG_STATS			0x020000 /* was: NETIF_MSG_TIMER */
#define BNX2X_MSG_NVM			0x040000 /* was: NETIF_MSG_HW */
#define BNX2X_MSG_DMAE			0x080000 /* was: NETIF_MSG_HW */
68 69
#define BNX2X_MSG_SP			0x100000 /* was: NETIF_MSG_INTR */
#define BNX2X_MSG_FP			0x200000 /* was: NETIF_MSG_INTR */
70

71
#define DP_LEVEL			KERN_NOTICE	/* was: KERN_DEBUG */
72 73

/* regular debug print */
74 75 76 77 78 79 80 81
#define DP(__mask, __fmt, __args...)				\
do {								\
	if (bp->msg_enable & (__mask))				\
		printk(DP_LEVEL "[%s:%d(%s)]" __fmt,		\
		       __func__, __LINE__,			\
		       bp->dev ? (bp->dev->name) : "?",		\
		       ##__args);				\
} while (0)
82

83
/* errors debug print */
84 85 86 87 88 89 90 91
#define BNX2X_DBG_ERR(__fmt, __args...)				\
do {								\
	if (netif_msg_probe(bp))				\
		pr_err("[%s:%d(%s)]" __fmt,			\
		       __func__, __LINE__,			\
		       bp->dev ? (bp->dev->name) : "?",		\
		       ##__args);				\
} while (0)
92

93
/* for errors (never masked) */
94 95 96 97 98 99
#define BNX2X_ERR(__fmt, __args...)				\
do {								\
	pr_err("[%s:%d(%s)]" __fmt,				\
	       __func__, __LINE__,				\
	       bp->dev ? (bp->dev->name) : "?",			\
	       ##__args);					\
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
100 101 102 103 104 105
	} while (0)

#define BNX2X_ERROR(__fmt, __args...) do { \
	pr_err("[%s:%d]" __fmt, __func__, __LINE__, ##__args); \
	} while (0)

106

107
/* before we have a dev->name use dev_info() */
108 109 110 111 112
#define BNX2X_DEV_INFO(__fmt, __args...)			 \
do {								 \
	if (netif_msg_probe(bp))				 \
		dev_info(&bp->pdev->dev, __fmt, ##__args);	 \
} while (0)
113

114
void bnx2x_panic_dump(struct bnx2x *bp);
115 116 117 118 119

#ifdef BNX2X_STOP_ON_ERROR
#define bnx2x_panic() do { \
		bp->panic = 1; \
		BNX2X_ERR("driver assert\n"); \
120
		bnx2x_int_disable(bp); \
121 122 123 124
		bnx2x_panic_dump(bp); \
	} while (0)
#else
#define bnx2x_panic() do { \
125
		bp->panic = 1; \
126 127 128 129 130
		BNX2X_ERR("driver assert\n"); \
		bnx2x_panic_dump(bp); \
	} while (0)
#endif

131
#define bnx2x_mc_addr(ha)      ((ha)->addr)
132

133 134 135
#define U64_LO(x)			(u32)(((u64)(x)) & 0xffffffff)
#define U64_HI(x)			(u32)(((u64)(x)) >> 32)
#define HILO_U64(hi, lo)		((((u64)(hi)) << 32) + (lo))
136 137


138
#define REG_ADDR(bp, offset)		((bp->regview) + (offset))
139

140 141
#define REG_RD(bp, offset)		readl(REG_ADDR(bp, offset))
#define REG_RD8(bp, offset)		readb(REG_ADDR(bp, offset))
142
#define REG_RD16(bp, offset)		readw(REG_ADDR(bp, offset))
143 144

#define REG_WR(bp, offset, val)		writel((u32)val, REG_ADDR(bp, offset))
145
#define REG_WR8(bp, offset, val)	writeb((u8)val, REG_ADDR(bp, offset))
146
#define REG_WR16(bp, offset, val)	writew((u16)val, REG_ADDR(bp, offset))
147

148 149
#define REG_RD_IND(bp, offset)		bnx2x_reg_rd_ind(bp, offset)
#define REG_WR_IND(bp, offset, val)	bnx2x_reg_wr_ind(bp, offset, val)
150

Yaniv Rosner's avatar
Yaniv Rosner committed
151 152 153
#define REG_RD_DMAE(bp, offset, valp, len32) \
	do { \
		bnx2x_read_dmae(bp, offset, len32);\
154
		memcpy(valp, bnx2x_sp(bp, wb_data[0]), (len32) * 4); \
Yaniv Rosner's avatar
Yaniv Rosner committed
155 156
	} while (0)

157
#define REG_WR_DMAE(bp, offset, valp, len32) \
158
	do { \
159
		memcpy(bnx2x_sp(bp, wb_data[0]), valp, (len32) * 4); \
160 161 162 163
		bnx2x_write_dmae(bp, bnx2x_sp_mapping(bp, wb_data), \
				 offset, len32); \
	} while (0)

164 165 166
#define REG_WR_DMAE_LEN(bp, offset, valp, len32) \
	REG_WR_DMAE(bp, offset, valp, len32)

167
#define VIRT_WR_DMAE_LEN(bp, data, addr, len32, le32_swap) \
168 169 170 171 172
	do { \
		memcpy(GUNZIP_BUF(bp), data, (len32) * 4); \
		bnx2x_write_big_buf_wb(bp, addr, len32); \
	} while (0)

173 174 175 176
#define SHMEM_ADDR(bp, field)		(bp->common.shmem_base + \
					 offsetof(struct shmem_region, field))
#define SHMEM_RD(bp, field)		REG_RD(bp, SHMEM_ADDR(bp, field))
#define SHMEM_WR(bp, field, val)	REG_WR(bp, SHMEM_ADDR(bp, field), val)
177

178 179 180 181
#define SHMEM2_ADDR(bp, field)		(bp->common.shmem2_base + \
					 offsetof(struct shmem2_region, field))
#define SHMEM2_RD(bp, field)		REG_RD(bp, SHMEM2_ADDR(bp, field))
#define SHMEM2_WR(bp, field, val)	REG_WR(bp, SHMEM2_ADDR(bp, field), val)
182 183
#define MF_CFG_ADDR(bp, field)		(bp->common.mf_cfg_base + \
					 offsetof(struct mf_cfg, field))
Dmitry Kravkov's avatar
Dmitry Kravkov committed
184
#define MF2_CFG_ADDR(bp, field)		(bp->common.mf2_cfg_base + \
Dmitry Kravkov's avatar
Dmitry Kravkov committed
185
					 offsetof(struct mf2_cfg, field))
186

187 188 189
#define MF_CFG_RD(bp, field)		REG_RD(bp, MF_CFG_ADDR(bp, field))
#define MF_CFG_WR(bp, field, val)	REG_WR(bp,\
					       MF_CFG_ADDR(bp, field), (val))
Dmitry Kravkov's avatar
Dmitry Kravkov committed
190
#define MF2_CFG_RD(bp, field)		REG_RD(bp, MF2_CFG_ADDR(bp, field))
Dmitry Kravkov's avatar
Dmitry Kravkov committed
191

Dmitry Kravkov's avatar
Dmitry Kravkov committed
192 193 194
#define SHMEM2_HAS(bp, field)		((bp)->common.shmem2_base &&	\
					 (SHMEM2_RD((bp), size) >	\
					 offsetof(struct shmem2_region, field)))
195

196
#define EMAC_RD(bp, reg)		REG_RD(bp, emac_base + reg)
197
#define EMAC_WR(bp, reg, val)		REG_WR(bp, emac_base + reg, val)
198

199 200 201 202 203 204 205 206
/* SP SB indices */

/* General SP events - stats query, cfc delete, etc  */
#define HC_SP_INDEX_ETH_DEF_CONS		3

/* EQ completions */
#define HC_SP_INDEX_EQ_CONS			7

Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
207 208 209
/* FCoE L2 connection completions */
#define HC_SP_INDEX_ETH_FCOE_TX_CQ_CONS		6
#define HC_SP_INDEX_ETH_FCOE_RX_CQ_CONS		4
210 211 212 213
/* iSCSI L2 */
#define HC_SP_INDEX_ETH_ISCSI_CQ_CONS		5
#define HC_SP_INDEX_ETH_ISCSI_RX_CQ_CONS	1

Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
214 215 216 217 218 219 220 221 222 223 224 225
/* Special clients parameters */

/* SB indices */
/* FCoE L2 */
#define BNX2X_FCOE_L2_RX_INDEX \
	(&bp->def_status_blk->sp_sb.\
	index_values[HC_SP_INDEX_ETH_FCOE_RX_CQ_CONS])

#define BNX2X_FCOE_L2_TX_INDEX \
	(&bp->def_status_blk->sp_sb.\
	index_values[HC_SP_INDEX_ETH_FCOE_TX_CQ_CONS])

226 227 228 229 230 231 232 233 234 235 236 237
/**
 *  CIDs and CLIDs:
 *  CLIDs below is a CLID for func 0, then the CLID for other
 *  functions will be calculated by the formula:
 *
 *  FUNC_N_CLID_X = N * NUM_SPECIAL_CLIENTS + FUNC_0_CLID_X
 *
 */
/* iSCSI L2 */
#define BNX2X_ISCSI_ETH_CL_ID		17
#define BNX2X_ISCSI_ETH_CID		17

Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
238 239 240 241
/* FCoE L2 */
#define BNX2X_FCOE_ETH_CL_ID		18
#define BNX2X_FCOE_ETH_CID		18

242 243 244
/** Additional rings budgeting */
#ifdef BCM_CNIC
#define CNIC_CONTEXT_USE		1
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
245
#define FCOE_CONTEXT_USE		1
246 247
#else
#define CNIC_CONTEXT_USE		0
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
248
#define FCOE_CONTEXT_USE		0
249
#endif /* BCM_CNIC */
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
250
#define NONE_ETH_CONTEXT_USE	(FCOE_CONTEXT_USE)
251

252 253 254
#define AEU_IN_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR \
	AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR

255 256
#define SM_RX_ID			0
#define SM_TX_ID			1
257

258
/* fast path */
259 260

struct sw_rx_bd {
261
	struct sk_buff	*skb;
262
	DEFINE_DMA_UNMAP_ADDR(mapping);
263 264 265
};

struct sw_tx_bd {
266 267
	struct sk_buff	*skb;
	u16		first_bd;
Eilon Greenstein's avatar
Eilon Greenstein committed
268 269 270
	u8		flags;
/* Set on the first BD descriptor when there is a split BD */
#define BNX2X_TSO_SPLIT_BD		(1<<0)
271 272
};

273 274
struct sw_rx_page {
	struct page	*page;
275
	DEFINE_DMA_UNMAP_ADDR(mapping);
276 277
};

Eilon Greenstein's avatar
Eilon Greenstein committed
278 279 280 281 282
union db_prod {
	struct doorbell_set_prod data;
	u32		raw;
};

283 284 285 286 287 288 289 290 291

/* MC hsi */
#define BCM_PAGE_SHIFT			12
#define BCM_PAGE_SIZE			(1 << BCM_PAGE_SHIFT)
#define BCM_PAGE_MASK			(~(BCM_PAGE_SIZE - 1))
#define BCM_PAGE_ALIGN(addr)	(((addr) + BCM_PAGE_SIZE - 1) & BCM_PAGE_MASK)

#define PAGES_PER_SGE_SHIFT		0
#define PAGES_PER_SGE			(1 << PAGES_PER_SGE_SHIFT)
292 293
#define SGE_PAGE_SIZE			PAGE_SIZE
#define SGE_PAGE_SHIFT			PAGE_SHIFT
294
#define SGE_PAGE_ALIGN(addr)		PAGE_ALIGN((typeof(PAGE_SIZE))(addr))
295 296 297 298 299

/* SGE ring related macros */
#define NUM_RX_SGE_PAGES		2
#define RX_SGE_CNT		(BCM_PAGE_SIZE / sizeof(struct eth_rx_sge))
#define MAX_RX_SGE_CNT			(RX_SGE_CNT - 2)
Eilon Greenstein's avatar
Eilon Greenstein committed
300
/* RX_SGE_CNT is promised to be a power of 2 */
301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325
#define RX_SGE_MASK			(RX_SGE_CNT - 1)
#define NUM_RX_SGE			(RX_SGE_CNT * NUM_RX_SGE_PAGES)
#define MAX_RX_SGE			(NUM_RX_SGE - 1)
#define NEXT_SGE_IDX(x)		((((x) & RX_SGE_MASK) == \
				  (MAX_RX_SGE_CNT - 1)) ? (x) + 3 : (x) + 1)
#define RX_SGE(x)			((x) & MAX_RX_SGE)

/* SGE producer mask related macros */
/* Number of bits in one sge_mask array element */
#define RX_SGE_MASK_ELEM_SZ		64
#define RX_SGE_MASK_ELEM_SHIFT		6
#define RX_SGE_MASK_ELEM_MASK		((u64)RX_SGE_MASK_ELEM_SZ - 1)

/* Creates a bitmask of all ones in less significant bits.
   idx - index of the most significant bit in the created mask */
#define RX_SGE_ONES_MASK(idx) \
		(((u64)0x1 << (((idx) & RX_SGE_MASK_ELEM_MASK) + 1)) - 1)
#define RX_SGE_MASK_ELEM_ONE_MASK	((u64)(~0))

/* Number of u64 elements in SGE mask array */
#define RX_SGE_MASK_LEN			((NUM_RX_SGE_PAGES * RX_SGE_CNT) / \
					 RX_SGE_MASK_ELEM_SZ)
#define RX_SGE_MASK_LEN_MASK		(RX_SGE_MASK_LEN - 1)
#define NEXT_SGE_MASK_ELEM(el)		(((el) + 1) & RX_SGE_MASK_LEN_MASK)

326 327 328
union host_hc_status_block {
	/* pointer to fp status block e1x */
	struct host_hc_status_block_e1x *e1x_sb;
Dmitry Kravkov's avatar
Dmitry Kravkov committed
329 330
	/* pointer to fp status block e2 */
	struct host_hc_status_block_e2  *e2_sb;
331
};
332

333 334
struct bnx2x_fastpath {

335
#define BNX2X_NAPI_WEIGHT       128
336
	struct napi_struct	napi;
Dmitry Kravkov's avatar
Dmitry Kravkov committed
337
	union host_hc_status_block	status_blk;
338 339 340 341 342 343
	/* chip independed shortcuts into sb structure */
	__le16			*sb_index_values;
	__le16			*sb_running_index;
	/* chip independed shortcut into rx_prods_offset memory */
	u32			ustorm_rx_prods_offset;

344
	dma_addr_t		status_blk_mapping;
345

346
	struct sw_tx_bd		*tx_buf_ring;
347

Eilon Greenstein's avatar
Eilon Greenstein committed
348
	union eth_tx_bd_types	*tx_desc_ring;
349
	dma_addr_t		tx_desc_mapping;
350

351 352
	struct sw_rx_bd		*rx_buf_ring;	/* BDs mappings ring */
	struct sw_rx_page	*rx_page_ring;	/* SGE pages mappings ring */
353 354

	struct eth_rx_bd	*rx_desc_ring;
355
	dma_addr_t		rx_desc_mapping;
356 357

	union eth_rx_cqe	*rx_comp_ring;
358 359
	dma_addr_t		rx_comp_mapping;

360 361 362 363 364 365
	/* SGE ring */
	struct eth_rx_sge	*rx_sge_ring;
	dma_addr_t		rx_sge_mapping;

	u64			sge_mask[RX_SGE_MASK_LEN];

366 367 368 369 370 371 372
	int			state;
#define BNX2X_FP_STATE_CLOSED		0
#define BNX2X_FP_STATE_IRQ		0x80000
#define BNX2X_FP_STATE_OPENING		0x90000
#define BNX2X_FP_STATE_OPEN		0xa0000
#define BNX2X_FP_STATE_HALTING		0xb0000
#define BNX2X_FP_STATE_HALTED		0xc0000
373 374
#define BNX2X_FP_STATE_TERMINATING	0xd0000
#define BNX2X_FP_STATE_TERMINATED	0xe0000
375

Dmitry Kravkov's avatar
Dmitry Kravkov committed
376 377
	u8			index;		/* number in fp array */
	u8			cl_id;		/* eth client id */
378 379 380 381
	u8			cl_qzone_id;
	u8			fw_sb_id;	/* status block number in FW */
	u8			igu_sb_id;	/* status block number in HW */
	u32			cid;
382

Eilon Greenstein's avatar
Eilon Greenstein committed
383 384
	union db_prod		tx_db;

385 386 387 388
	u16			tx_pkt_prod;
	u16			tx_pkt_cons;
	u16			tx_bd_prod;
	u16			tx_bd_cons;
389
	__le16			*tx_cons_sb;
390

391
	__le16			fp_hc_idx;
392 393 394 395 396

	u16			rx_bd_prod;
	u16			rx_bd_cons;
	u16			rx_comp_prod;
	u16			rx_comp_cons;
397 398 399
	u16			rx_sge_prod;
	/* The last maximal completed SGE */
	u16			last_max_sge;
400
	__le16			*rx_cons_sb;
401

402
	unsigned long		tx_pkt,
403
				rx_pkt,
Yitchak Gertner's avatar
Yitchak Gertner committed
404
				rx_calls;
405

406 407 408 409 410 411 412 413 414
	/* TPA related */
	struct sw_rx_bd		tpa_pool[ETH_MAX_AGGREGATION_QUEUES_E1H];
	u8			tpa_state[ETH_MAX_AGGREGATION_QUEUES_E1H];
#define BNX2X_TPA_START			1
#define BNX2X_TPA_STOP			2
	u8			disable_tpa;
#ifdef BNX2X_STOP_ON_ERROR
	u64			tpa_queue_used;
#endif
415

416 417 418 419 420
	struct tstorm_per_client_stats old_tclient;
	struct ustorm_per_client_stats old_uclient;
	struct xstorm_per_client_stats old_xclient;
	struct bnx2x_eth_q_stats eth_q_stats;

Eilon Greenstein's avatar
Eilon Greenstein committed
421 422 423 424 425 426
	/* The size is calculated using the following:
	     sizeof name field from netdev structure +
	     4 ('-Xx-' string) +
	     4 (for the digits and to make it DWORD aligned) */
#define FP_NAME_SIZE		(sizeof(((struct net_device *)0)->name) + 8)
	char			name[FP_NAME_SIZE];
427
	struct bnx2x		*bp; /* parent */
428 429
};

430
#define bnx2x_fp(bp, nr, var)		(bp->fp[nr].var)
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
431 432 433 434 435 436 437 438 439 440 441
#ifdef BCM_CNIC
/* FCoE L2 `fastpath' is right after the eth entries */
#define FCOE_IDX			BNX2X_NUM_ETH_QUEUES(bp)
#define bnx2x_fcoe_fp(bp)		(&bp->fp[FCOE_IDX])
#define bnx2x_fcoe(bp, var)		(bnx2x_fcoe_fp(bp)->var)
#define IS_FCOE_FP(fp)			(fp->index == FCOE_IDX)
#define IS_FCOE_IDX(idx)		((idx) == FCOE_IDX)
#else
#define IS_FCOE_FP(fp)		false
#define IS_FCOE_IDX(idx)	false
#endif
442 443 444 445 446 447 448


/* MC hsi */
#define MAX_FETCH_BD			13	/* HW max BDs per packet */
#define RX_COPY_THRESH			92

#define NUM_TX_RINGS			16
Eilon Greenstein's avatar
Eilon Greenstein committed
449
#define TX_DESC_CNT		(BCM_PAGE_SIZE / sizeof(union eth_tx_bd_types))
450 451 452 453
#define MAX_TX_DESC_CNT			(TX_DESC_CNT - 1)
#define NUM_TX_BD			(TX_DESC_CNT * NUM_TX_RINGS)
#define MAX_TX_BD			(NUM_TX_BD - 1)
#define MAX_TX_AVAIL			(MAX_TX_DESC_CNT * NUM_TX_RINGS - 2)
454 455
#define INIT_JUMBO_TX_RING_SIZE		MAX_TX_AVAIL
#define INIT_TX_RING_SIZE		MAX_TX_AVAIL
456 457 458 459 460 461 462 463 464 465 466 467 468
#define NEXT_TX_IDX(x)		((((x) & MAX_TX_DESC_CNT) == \
				  (MAX_TX_DESC_CNT - 1)) ? (x) + 2 : (x) + 1)
#define TX_BD(x)			((x) & MAX_TX_BD)
#define TX_BD_POFF(x)			((x) & MAX_TX_DESC_CNT)

/* The RX BD ring is special, each bd is 8 bytes but the last one is 16 */
#define NUM_RX_RINGS			8
#define RX_DESC_CNT		(BCM_PAGE_SIZE / sizeof(struct eth_rx_bd))
#define MAX_RX_DESC_CNT			(RX_DESC_CNT - 2)
#define RX_DESC_MASK			(RX_DESC_CNT - 1)
#define NUM_RX_BD			(RX_DESC_CNT * NUM_RX_RINGS)
#define MAX_RX_BD			(NUM_RX_BD - 1)
#define MAX_RX_AVAIL			(MAX_RX_DESC_CNT * NUM_RX_RINGS - 2)
469
#define MIN_RX_AVAIL			128
470 471
#define INIT_JUMBO_RX_RING_SIZE		MAX_RX_AVAIL
#define INIT_RX_RING_SIZE		MAX_RX_AVAIL
472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489
#define NEXT_RX_IDX(x)		((((x) & RX_DESC_MASK) == \
				  (MAX_RX_DESC_CNT - 1)) ? (x) + 3 : (x) + 1)
#define RX_BD(x)			((x) & MAX_RX_BD)

/* As long as CQE is 4 times bigger than BD entry we have to allocate
   4 times more pages for CQ ring in order to keep it balanced with
   BD ring */
#define NUM_RCQ_RINGS			(NUM_RX_RINGS * 4)
#define RCQ_DESC_CNT		(BCM_PAGE_SIZE / sizeof(union eth_rx_cqe))
#define MAX_RCQ_DESC_CNT		(RCQ_DESC_CNT - 1)
#define NUM_RCQ_BD			(RCQ_DESC_CNT * NUM_RCQ_RINGS)
#define MAX_RCQ_BD			(NUM_RCQ_BD - 1)
#define MAX_RCQ_AVAIL			(MAX_RCQ_DESC_CNT * NUM_RCQ_RINGS - 2)
#define NEXT_RCQ_IDX(x)		((((x) & MAX_RCQ_DESC_CNT) == \
				  (MAX_RCQ_DESC_CNT - 1)) ? (x) + 2 : (x) + 1)
#define RCQ_BD(x)			((x) & MAX_RCQ_BD)


Eilon Greenstein's avatar
Eilon Greenstein committed
490
/* This is needed for determining of last_max */
491
#define SUB_S16(a, b)			(s16)((s16)(a) - (s16)(b))
492

493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517
#define __SGE_MASK_SET_BIT(el, bit) \
	do { \
		el = ((el) | ((u64)0x1 << (bit))); \
	} while (0)

#define __SGE_MASK_CLEAR_BIT(el, bit) \
	do { \
		el = ((el) & (~((u64)0x1 << (bit)))); \
	} while (0)

#define SGE_MASK_SET_BIT(fp, idx) \
	__SGE_MASK_SET_BIT(fp->sge_mask[(idx) >> RX_SGE_MASK_ELEM_SHIFT], \
			   ((idx) & RX_SGE_MASK_ELEM_MASK))

#define SGE_MASK_CLEAR_BIT(fp, idx) \
	__SGE_MASK_CLEAR_BIT(fp->sge_mask[(idx) >> RX_SGE_MASK_ELEM_SHIFT], \
			     ((idx) & RX_SGE_MASK_ELEM_MASK))


/* used on a CID received from the HW */
#define SW_CID(x)			(le32_to_cpu(x) & \
					 (COMMON_RAMROD_ETH_RX_CQE_CID >> 7))
#define CQE_CMD(x)			(le32_to_cpu(x) >> \
					COMMON_RAMROD_ETH_RX_CQE_CMD_ID_SHIFT)

Yitchak Gertner's avatar
Yitchak Gertner committed
518 519 520 521
#define BD_UNMAP_ADDR(bd)		HILO_U64(le32_to_cpu((bd)->addr_hi), \
						 le32_to_cpu((bd)->addr_lo))
#define BD_UNMAP_LEN(bd)		(le16_to_cpu((bd)->nbytes))

522 523
#define BNX2X_DB_MIN_SHIFT		3	/* 8 bytes */
#define BNX2X_DB_SHIFT			7	/* 128 bytes*/
524 525 526
#define DPM_TRIGER_TYPE			0x40
#define DOORBELL(bp, cid, val) \
	do { \
527
		writel((u32)(val), bp->doorbells + (bp->db_size * (cid)) + \
528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550
		       DPM_TRIGER_TYPE); \
	} while (0)


/* TX CSUM helpers */
#define SKB_CS_OFF(skb)		(offsetof(struct tcphdr, check) - \
				 skb->csum_offset)
#define SKB_CS(skb)		(*(u16 *)(skb_transport_header(skb) + \
					  skb->csum_offset))

#define pbd_tcp_flags(skb)	(ntohl(tcp_flag_word(tcp_hdr(skb)))>>16 & 0xff)

#define XMIT_PLAIN			0
#define XMIT_CSUM_V4			0x1
#define XMIT_CSUM_V6			0x2
#define XMIT_CSUM_TCP			0x4
#define XMIT_GSO_V4			0x8
#define XMIT_GSO_V6			0x10

#define XMIT_CSUM			(XMIT_CSUM_V4 | XMIT_CSUM_V6)
#define XMIT_GSO			(XMIT_GSO_V4 | XMIT_GSO_V6)


551
/* stuff added to make the code fit 80Col */
552

553
#define CQE_TYPE(cqe_fp_flags)	((cqe_fp_flags) & ETH_FAST_PATH_RX_CQE_TYPE)
554

555 556 557 558 559
#define TPA_TYPE_START			ETH_FAST_PATH_RX_CQE_START_FLG
#define TPA_TYPE_END			ETH_FAST_PATH_RX_CQE_END_FLG
#define TPA_TYPE(cqe_fp_flags)		((cqe_fp_flags) & \
					 (TPA_TYPE_START | TPA_TYPE_END))

560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575
#define ETH_RX_ERROR_FALGS		ETH_FAST_PATH_RX_CQE_PHY_DECODE_ERR_FLG

#define BNX2X_IP_CSUM_ERR(cqe) \
			(!((cqe)->fast_path_cqe.status_flags & \
			   ETH_FAST_PATH_RX_CQE_IP_XSUM_NO_VALIDATION_FLG) && \
			 ((cqe)->fast_path_cqe.type_error_flags & \
			  ETH_FAST_PATH_RX_CQE_IP_BAD_XSUM_FLG))

#define BNX2X_L4_CSUM_ERR(cqe) \
			(!((cqe)->fast_path_cqe.status_flags & \
			   ETH_FAST_PATH_RX_CQE_L4_XSUM_NO_VALIDATION_FLG) && \
			 ((cqe)->fast_path_cqe.type_error_flags & \
			  ETH_FAST_PATH_RX_CQE_L4_BAD_XSUM_FLG))

#define BNX2X_RX_CSUM_OK(cqe) \
			(!(BNX2X_L4_CSUM_ERR(cqe) || BNX2X_IP_CSUM_ERR(cqe)))
576

577 578 579 580 581
#define BNX2X_PRS_FLAG_OVERETH_IPV4(flags) \
				(((le16_to_cpu(flags) & \
				   PARSING_FLAGS_OVER_ETHERNET_PROTOCOL) >> \
				  PARSING_FLAGS_OVER_ETHERNET_PROTOCOL_SHIFT) \
				 == PRS_FLAG_OVERETH_IPV4)
582
#define BNX2X_RX_SUM_FIX(cqe) \
583
	BNX2X_PRS_FLAG_OVERETH_IPV4(cqe->fast_path_cqe.pars_flags.flags)
584

585 586 587
#define U_SB_ETH_RX_CQ_INDEX		1
#define U_SB_ETH_RX_BD_INDEX		2
#define C_SB_ETH_TX_CQ_INDEX		5
588

589
#define BNX2X_RX_SB_INDEX \
590
	(&fp->sb_index_values[U_SB_ETH_RX_CQ_INDEX])
591

592
#define BNX2X_TX_SB_INDEX \
593
	(&fp->sb_index_values[C_SB_ETH_TX_CQ_INDEX])
594 595 596

/* end of fast path */

597
/* common */
598

599
struct bnx2x_common {
600

601
	u32			chip_id;
602
/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */
603
#define CHIP_ID(bp)			(bp->common.chip_id & 0xfffffff0)
604

605
#define CHIP_NUM(bp)			(bp->common.chip_id >> 16)
606 607 608
#define CHIP_NUM_57710			0x164e
#define CHIP_NUM_57711			0x164f
#define CHIP_NUM_57711E			0x1650
Dmitry Kravkov's avatar
Dmitry Kravkov committed
609 610
#define CHIP_NUM_57712			0x1662
#define CHIP_NUM_57712E			0x1663
611 612 613
#define CHIP_IS_E1(bp)			(CHIP_NUM(bp) == CHIP_NUM_57710)
#define CHIP_IS_57711(bp)		(CHIP_NUM(bp) == CHIP_NUM_57711)
#define CHIP_IS_57711E(bp)		(CHIP_NUM(bp) == CHIP_NUM_57711E)
Dmitry Kravkov's avatar
Dmitry Kravkov committed
614 615
#define CHIP_IS_57712(bp)		(CHIP_NUM(bp) == CHIP_NUM_57712)
#define CHIP_IS_57712E(bp)		(CHIP_NUM(bp) == CHIP_NUM_57712E)
616 617
#define CHIP_IS_E1H(bp)			(CHIP_IS_57711(bp) || \
					 CHIP_IS_57711E(bp))
Dmitry Kravkov's avatar
Dmitry Kravkov committed
618 619 620 621
#define CHIP_IS_E2(bp)			(CHIP_IS_57712(bp) || \
					 CHIP_IS_57712E(bp))
#define CHIP_IS_E1x(bp)			(CHIP_IS_E1((bp)) || CHIP_IS_E1H((bp)))
#define IS_E1H_OFFSET			(CHIP_IS_E1H(bp) || CHIP_IS_E2(bp))
622

623
#define CHIP_REV(bp)			(bp->common.chip_id & 0x0000f000)
624 625 626 627 628 629 630 631 632 633 634 635 636
#define CHIP_REV_Ax			0x00000000
/* assume maximum 5 revisions */
#define CHIP_REV_IS_SLOW(bp)		(CHIP_REV(bp) > 0x00005000)
/* Emul versions are A=>0xe, B=>0xc, C=>0xa, D=>8, E=>6 */
#define CHIP_REV_IS_EMUL(bp)		((CHIP_REV_IS_SLOW(bp)) && \
					 !(CHIP_REV(bp) & 0x00001000))
/* FPGA versions are A=>0xf, B=>0xd, C=>0xb, D=>9, E=>7 */
#define CHIP_REV_IS_FPGA(bp)		((CHIP_REV_IS_SLOW(bp)) && \
					 (CHIP_REV(bp) & 0x00001000))

#define CHIP_TIME(bp)			((CHIP_REV_IS_EMUL(bp)) ? 2000 : \
					((CHIP_REV_IS_FPGA(bp)) ? 200 : 1))

637 638
#define CHIP_METAL(bp)			(bp->common.chip_id & 0x00000ff0)
#define CHIP_BOND_ID(bp)		(bp->common.chip_id & 0x0000000f)
639
#define CHIP_PARITY_ENABLED(bp)	(CHIP_IS_E1(bp) || CHIP_IS_E1H(bp))
640

641 642 643 644
	int			flash_size;
#define NVRAM_1MB_SIZE			0x20000	/* 1M bit in bytes */
#define NVRAM_TIMEOUT_COUNT		30000
#define NVRAM_PAGE_SIZE			256
645

646
	u32			shmem_base;
647
	u32			shmem2_base;
648
	u32			mf_cfg_base;
Dmitry Kravkov's avatar
Dmitry Kravkov committed
649
	u32			mf2_cfg_base;
650 651

	u32			hw_config;
Yaniv Rosner's avatar
Yaniv Rosner committed
652

653
	u32			bc_ver;
654 655 656

	u8			int_block;
#define INT_BLOCK_HC			0
Dmitry Kravkov's avatar
Dmitry Kravkov committed
657 658 659 660 661 662 663 664
#define INT_BLOCK_IGU			1
#define INT_BLOCK_MODE_NORMAL		0
#define INT_BLOCK_MODE_BW_COMP		2
#define CHIP_INT_MODE_IS_NBC(bp)		\
			(CHIP_IS_E2(bp) &&	\
			!((bp)->common.int_block & INT_BLOCK_MODE_BW_COMP))
#define CHIP_INT_MODE_IS_BC(bp) (!CHIP_INT_MODE_IS_NBC(bp))

665
	u8			chip_port_mode;
Dmitry Kravkov's avatar
Dmitry Kravkov committed
666 667
#define CHIP_4_PORT_MODE			0x0
#define CHIP_2_PORT_MODE			0x1
668
#define CHIP_PORT_MODE_NONE			0x2
Dmitry Kravkov's avatar
Dmitry Kravkov committed
669 670
#define CHIP_MODE(bp)			(bp->common.chip_port_mode)
#define CHIP_MODE_IS_4_PORT(bp) (CHIP_MODE(bp) == CHIP_4_PORT_MODE)
671
};
Yaniv Rosner's avatar
Yaniv Rosner committed
672

Dmitry Kravkov's avatar
Dmitry Kravkov committed
673 674 675
/* IGU MSIX STATISTICS on 57712: 64 for VFs; 4 for PFs; 4 for Attentions */
#define BNX2X_IGU_STAS_MSG_VF_CNT 64
#define BNX2X_IGU_STAS_MSG_PF_CNT 4
676 677 678 679 680 681 682

/* end of common */

/* port */

struct bnx2x_port {
	u32			pmf;
Yaniv Rosner's avatar
Yaniv Rosner committed
683

Yaniv Rosner's avatar
Yaniv Rosner committed
684
	u32			link_config[LINK_CONFIG_SIZE];
685

Yaniv Rosner's avatar
Yaniv Rosner committed
686
	u32			supported[LINK_CONFIG_SIZE];
687 688 689
/* link settings - missing defines */
#define SUPPORTED_2500baseX_Full	(1 << 15)

Yaniv Rosner's avatar
Yaniv Rosner committed
690
	u32			advertising[LINK_CONFIG_SIZE];
691
/* link settings - missing defines */
692
#define ADVERTISED_2500baseX_Full	(1 << 15)
693

694
	u32			phy_addr;
Yaniv Rosner's avatar
Yaniv Rosner committed
695 696 697

	/* used to synchronize phy accesses */
	struct mutex		phy_mutex;
Eilon Greenstein's avatar
Eilon Greenstein committed
698
	int			need_hw_lock;
Yaniv Rosner's avatar
Yaniv Rosner committed
699

700
	u32			port_stx;
701

702 703
	struct nig_stats	old_nig_stats;
};
704

705 706
/* end of port */

707 708 709 710
/* e1h Classification CAM line allocations */
enum {
	CAM_ETH_LINE = 0,
	CAM_ISCSI_ETH_LINE,
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
711 712 713
	CAM_FIP_ETH_LINE,
	CAM_FIP_MCAST_LINE,
	CAM_MAX_PF_LINE = CAM_FIP_MCAST_LINE
714
};
715 716 717 718
/* number of MACs per function in NIG memory - used for SI mode */
#define NIG_LLH_FUNC_MEM_SIZE		16
/* number of entries in NIG_REG_LLHX_FUNC_MEM */
#define NIG_LLH_FUNC_MEM_MAX_OFFSET	8
Yitchak Gertner's avatar
Yitchak Gertner committed
719

720
#define BNX2X_VF_ID_INVALID	0xFF
721

722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744
/*
 * The total number of L2 queues, MSIX vectors and HW contexts (CIDs) is
 * control by the number of fast-path status blocks supported by the
 * device (HW/FW). Each fast-path status block (FP-SB) aka non-default
 * status block represents an independent interrupts context that can
 * serve a regular L2 networking queue. However special L2 queues such
 * as the FCoE queue do not require a FP-SB and other components like
 * the CNIC may consume FP-SB reducing the number of possible L2 queues
 *
 * If the maximum number of FP-SB available is X then:
 * a. If CNIC is supported it consumes 1 FP-SB thus the max number of
 *    regular L2 queues is Y=X-1
 * b. in MF mode the actual number of L2 queues is Y= (X-1/MF_factor)
 * c. If the FCoE L2 queue is supported the actual number of L2 queues
 *    is Y+1
 * d. The number of irqs (MSIX vectors) is either Y+1 (one extra for
 *    slow-path interrupts) or Y+2 if CNIC is supported (one additional
 *    FP interrupt context for the CNIC).
 * e. The number of HW context (CID count) is always X or X+1 if FCoE
 *    L2 queue is supported. the cid for the FCoE L2 queue is always X.
 */

#define FP_SB_MAX_E1x		16	/* fast-path interrupt contexts E1x */
Dmitry Kravkov's avatar
Dmitry Kravkov committed
745
#define FP_SB_MAX_E2		16	/* fast-path interrupt contexts E2 */
746 747 748 749 750 751 752 753 754 755 756

/*
 * cid_cnt paramter below refers to the value returned by
 * 'bnx2x_get_l2_cid_count()' routine
 */

/*
 * The number of FP context allocated by the driver == max number of regular
 * L2 queues + 1 for the FCoE L2 queue
 */
#define L2_FP_COUNT(cid_cnt)	((cid_cnt) - CNIC_CONTEXT_USE)
757

Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
758 759 760 761 762 763 764 765
/*
 * The number of FP-SB allocated by the driver == max number of regular L2
 * queues + 1 for the CNIC which also consumes an FP-SB
 */
#define FP_SB_COUNT(cid_cnt)	((cid_cnt) - FCOE_CONTEXT_USE)
#define NUM_IGU_SB_REQUIRED(cid_cnt) \
				(FP_SB_COUNT(cid_cnt) - NONE_ETH_CONTEXT_USE)

766 767 768 769 770
union cdu_context {
	struct eth_context eth;
	char pad[1024];
};

771 772 773 774 775 776 777
/* CDU host DB constants */
#define CDU_ILT_PAGE_SZ_HW	3
#define CDU_ILT_PAGE_SZ		(4096 << CDU_ILT_PAGE_SZ_HW) /* 32K */
#define ILT_PAGE_CIDS		(CDU_ILT_PAGE_SZ / sizeof(union cdu_context))

#ifdef BCM_CNIC
#define CNIC_ISCSI_CID_MAX	256
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
778 779
#define CNIC_FCOE_CID_MAX	2048
#define CNIC_CID_MAX		(CNIC_ISCSI_CID_MAX + CNIC_FCOE_CID_MAX)
780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805
#define CNIC_ILT_LINES		DIV_ROUND_UP(CNIC_CID_MAX, ILT_PAGE_CIDS)
#endif

#define QM_ILT_PAGE_SZ_HW	3
#define QM_ILT_PAGE_SZ		(4096 << QM_ILT_PAGE_SZ_HW) /* 32K */
#define QM_CID_ROUND		1024

#ifdef BCM_CNIC
/* TM (timers) host DB constants */
#define TM_ILT_PAGE_SZ_HW	2
#define TM_ILT_PAGE_SZ		(4096 << TM_ILT_PAGE_SZ_HW) /* 16K */
/* #define TM_CONN_NUM		(CNIC_STARTING_CID+CNIC_ISCSI_CXT_MAX) */
#define TM_CONN_NUM		1024
#define TM_ILT_SZ		(8 * TM_CONN_NUM)
#define TM_ILT_LINES		DIV_ROUND_UP(TM_ILT_SZ, TM_ILT_PAGE_SZ)

/* SRC (Searcher) host DB constants */
#define SRC_ILT_PAGE_SZ_HW	3
#define SRC_ILT_PAGE_SZ		(4096 << SRC_ILT_PAGE_SZ_HW) /* 32K */
#define SRC_HASH_BITS		10
#define SRC_CONN_NUM		(1 << SRC_HASH_BITS) /* 1024 */
#define SRC_ILT_SZ		(sizeof(struct src_ent) * SRC_CONN_NUM)
#define SRC_T2_SZ		SRC_ILT_SZ
#define SRC_ILT_LINES		DIV_ROUND_UP(SRC_ILT_SZ, SRC_ILT_PAGE_SZ)
#endif

Yitchak Gertner's avatar
Yitchak Gertner committed
806
#define MAX_DMAE_C			8
807 808 809 810 811 812

/* DMA memory not used in fastpath */
struct bnx2x_slowpath {
	struct eth_stats_query		fw_stats;
	struct mac_configuration_cmd	mac_config;
	struct mac_configuration_cmd	mcast_config;
813
	struct client_init_ramrod_data	client_init_data;
814 815 816 817

	/* used by dmae command executer */
	struct dmae_command		dmae[MAX_DMAE_C];

Yitchak Gertner's avatar
Yitchak Gertner committed
818 819 820 821 822
	u32				stats_comp;
	union mac_stats			mac_stats;
	struct nig_stats		nig_stats;
	struct host_port_stats		port_stats;
	struct host_func_stats		func_stats;
823
	struct host_func_stats		func_stats_base;
824 825 826

	u32				wb_comp;
	u32				wb_data[4];
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
827 828
	/* pfc configuration for DCBX ramrod */
	struct flow_control_configuration pfc_config;
829 830 831 832 833 834 835 836 837 838 839
};

#define bnx2x_sp(bp, var)		(&bp->slowpath->var)
#define bnx2x_sp_mapping(bp, var) \
		(bp->slowpath_mapping + offsetof(struct bnx2x_slowpath, var))


/* attn group wiring */
#define MAX_DYNAMIC_ATTN_GRPS		8

struct attn_route {
Dmitry Kravkov's avatar
Dmitry Kravkov committed
840
	u32	sig[5];
841 842
};

843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859
struct iro {
	u32 base;
	u16 m1;
	u16 m2;
	u16 m3;
	u16 size;
};

struct hw_context {
	union cdu_context *vcxt;
	dma_addr_t cxt_mapping;
	size_t size;
};

/* forward */
struct bnx2x_ilt;

860 861 862 863 864 865
typedef enum {
	BNX2X_RECOVERY_DONE,
	BNX2X_RECOVERY_INIT,
	BNX2X_RECOVERY_WAIT,
} bnx2x_recovery_state_t;

866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887
/**
 * Event queue (EQ or event ring) MC hsi
 * NUM_EQ_PAGES and EQ_DESC_CNT_PAGE must be power of 2
 */
#define NUM_EQ_PAGES		1
#define EQ_DESC_CNT_PAGE	(BCM_PAGE_SIZE / sizeof(union event_ring_elem))
#define EQ_DESC_MAX_PAGE	(EQ_DESC_CNT_PAGE - 1)
#define NUM_EQ_DESC		(EQ_DESC_CNT_PAGE * NUM_EQ_PAGES)
#define EQ_DESC_MASK		(NUM_EQ_DESC - 1)
#define MAX_EQ_AVAIL		(EQ_DESC_MAX_PAGE * NUM_EQ_PAGES - 2)

/* depends on EQ_DESC_CNT_PAGE being a power of 2 */
#define NEXT_EQ_IDX(x)		((((x) & EQ_DESC_MAX_PAGE) == \
				  (EQ_DESC_MAX_PAGE - 1)) ? (x) + 2 : (x) + 1)

/* depends on the above and on NUM_EQ_PAGES being a power of 2 */
#define EQ_DESC(x)		((x) & EQ_DESC_MASK)

#define BNX2X_EQ_INDEX \
	(&bp->def_status_blk->sp_sb.\
	index_values[HC_SP_INDEX_EQ_CONS])

888 889 890 891
struct bnx2x {
	/* Fields used in the tx and intr/napi performance paths
	 * are grouped together in the beginning of the structure
	 */
892
	struct bnx2x_fastpath	*fp;
893 894
	void __iomem		*regview;
	void __iomem		*doorbells;
895
	u16			db_size;
896 897 898 899

	struct net_device	*dev;
	struct pci_dev		*pdev;

900 901 902
	struct iro		*iro_arr;
#define IRO (bp->iro_arr)

903
	atomic_t		intr_sem;
904 905 906

	bnx2x_recovery_state_t	recovery_state;
	int			is_leader;
907
	struct msix_entry	*msix_table;
Eilon Greenstein's avatar
Eilon Greenstein committed
908 909
#define INT_MODE_INTx			1
#define INT_MODE_MSI			2
910 911 912 913

	int			tx_ring_size;

	u32			rx_csum;
914
	u32			rx_buf_size;
915 916
/* L2 header size + 2*VLANs (8 bytes) + LLC SNAP (8 bytes) */
#define ETH_OVREHEAD		(ETH_HLEN + 8 + 8)
917 918 919
#define ETH_MIN_PACKET_SIZE		60
#define ETH_MAX_PACKET_SIZE		1500
#define ETH_MAX_JUMBO_PACKET_SIZE	9600
920

921 922 923 924
	/* Max supported alignment is 256 (8 shift) */
#define BNX2X_RX_ALIGN_SHIFT		((L1_CACHE_SHIFT < 8) ? \
					 L1_CACHE_SHIFT : 8)
#define BNX2X_RX_ALIGN			(1 << BNX2X_RX_ALIGN_SHIFT)
925
#define BNX2X_PXP_DRAM_ALIGN		(BNX2X_RX_ALIGN_SHIFT - 5)
926

927 928 929 930
	struct host_sp_status_block *def_status_blk;
#define DEF_SB_IGU_ID			16
#define DEF_SB_ID			HC_SP_SB_ID
	__le16			def_idx;
931
	__le16			def_att_idx;
932 933 934 935 936 937 938 939 940
	u32			attn_state;
	struct attn_route	attn_group[MAX_DYNAMIC_ATTN_GRPS];

	/* slow path ring */
	struct eth_spe		*spq;
	dma_addr_t		spq_mapping;
	u16			spq_prod_idx;
	struct eth_spe		*spq_prod_bd;
	struct eth_spe		*spq_last_bd;
941
	__le16			*dsb_sp_prod;
942
	atomic_t		spq_left; /* serialize spq */
943 944 945
	/* used to synchronize spq accesses */
	spinlock_t		spq_lock;

946 947 948 949 950 951 952
	/* event queue */
	union event_ring_elem	*eq_ring;
	dma_addr_t		eq_mapping;
	u16			eq_prod;
	u16			eq_cons;
	__le16			*eq_cons_sb;

Yitchak Gertner's avatar
Yitchak Gertner committed
953 954
	/* Flags for marking that there is a STAT_QUERY or
	   SET_MAC ramrod pending */
955 956
	int			stats_pending;
	int			set_mac_pending;
957

Eilon Greenstein's avatar
Eilon Greenstein committed
958
	/* End of fields used in the performance code paths */
959 960

	int			panic;
961
	int			msg_enable;
962 963 964 965

	u32			flags;
#define PCIX_FLAG			1
#define PCI_32BIT_FLAG			2
966
#define ONE_PORT_FLAG			4
967 968 969
#define NO_WOL_FLAG			8
#define USING_DAC_FLAG			0x10
#define USING_MSIX_FLAG			0x20
Eilon Greenstein's avatar
Eilon Greenstein committed
970
#define USING_MSI_FLAG			0x40
971

972
#define TPA_ENABLE_FLAG			0x80
973
#define NO_MCP_FLAG			0x100
974
#define DISABLE_MSI_FLAG		0x200
975
#define BP_NOMCP(bp)			(bp->flags & NO_MCP_FLAG)
976
#define MF_FUNC_DIS			0x1000
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
977 978 979 980
#define FCOE_MACS_SET			0x2000
#define NO_FCOE_FLAG			0x4000

#define NO_FCOE(bp)		((bp)->flags & NO_FCOE_FLAG)
981

Dmitry Kravkov's avatar
Dmitry Kravkov committed
982 983
	int			pf_num;	/* absolute PF number */
	int			pfid;	/* per-path PF number */
984
	int			base_fw_ndsb;
Dmitry Kravkov's avatar
Dmitry Kravkov committed
985 986 987 988 989 990 991 992
#define BP_PATH(bp)			(!CHIP_IS_E2(bp) ? \
						0 : (bp->pf_num & 1))
#define BP_PORT(bp)			(bp->pfid & 1)
#define BP_FUNC(bp)			(bp->pfid)
#define BP_ABS_FUNC(bp)			(bp->pf_num)
#define BP_E1HVN(bp)			(bp->pfid >> 1)
#define BP_VN(bp)			(CHIP_MODE_IS_4_PORT(bp) ? \
						0 : BP_E1HVN(bp))
993
#define BP_L_ID(bp)			(BP_E1HVN(bp) << 2)
Dmitry Kravkov's avatar
Dmitry Kravkov committed
994 995
#define BP_FW_MB_IDX(bp)		(BP_PORT(bp) +\
					 BP_VN(bp) * (CHIP_IS_E1x(bp) ? 2  : 1))
996

997 998 999 1000 1001
#ifdef BCM_CNIC
#define BCM_CNIC_CID_START		16
#define BCM_ISCSI_ETH_CL_ID		17
#endif

1002 1003
	int			pm_cap;
	int			pcie_cap;
1004
	int			mrrs;
1005

1006
	struct delayed_work	sp_task;
1007
	struct delayed_work	reset_task;
1008 1009 1010 1011 1012 1013 1014 1015 1016
	struct timer_list	timer;
	int			current_interval;

	u16			fw_seq;
	u16			fw_drv_pulse_wr_seq;
	u32			func_stx;

	struct link_params	link_params;
	struct link_vars	link_vars;
1017
	struct mdio_if_info	mdio;
1018

1019 1020 1021
	struct bnx2x_common	common;
	struct bnx2x_port	port;

1022 1023 1024
	struct cmng_struct_per_port cmng;
	u32			vn_weight_sum;

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1025 1026
	u32			mf_config[E1HVN_MAX];
	u32			mf2_config[E2_FUNC_MAX];
1027 1028
	u16			mf_ov;
	u8			mf_mode;
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1029
#define IS_MF(bp)		(bp->mf_mode != 0)
1030 1031
#define IS_MF_SI(bp)		(bp->mf_mode == MULTI_FUNCTION_SI)
#define IS_MF_SD(bp)		(bp->mf_mode == MULTI_FUNCTION_SD)
1032

1033 1034
	u8			wol;

1035
	int			rx_ring_size;
1036

1037 1038 1039 1040
	u16			tx_quick_cons_trip_int;
	u16			tx_quick_cons_trip;
	u16			tx_ticks_int;
	u16			tx_ticks;
1041

1042 1043 1044 1045
	u16			rx_quick_cons_trip_int;
	u16			rx_quick_cons_trip;
	u16			rx_ticks_int;
	u16			rx_ticks;
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1046 1047
/* Maximal coalescing timeout in us */
#define BNX2X_MAX_COALESCE_TOUT		(0xf0*12)
1048

1049
	u32			lin_cnt;
1050

1051
	int			state;
Eilon Greenstein's avatar
Eilon Greenstein committed
1052
#define BNX2X_STATE_CLOSED		0
1053 1054
#define BNX2X_STATE_OPENING_WAIT4_LOAD	0x1000
#define BNX2X_STATE_OPENING_WAIT4_PORT	0x2000
1055
#define BNX2X_STATE_OPEN		0x3000
1056
#define BNX2X_STATE_CLOSING_WAIT4_HALT	0x4000
1057 1058
#define BNX2X_STATE_CLOSING_WAIT4_DELETE 0x5000
#define BNX2X_STATE_CLOSING_WAIT4_UNLOAD 0x6000
1059
#define BNX2X_STATE_FUNC_STARTED	0x7000
1060 1061
#define BNX2X_STATE_DIAG		0xe000
#define BNX2X_STATE_ERROR		0xf000
1062

Eilon Greenstein's avatar
Eilon Greenstein committed
1063
	int			multi_mode;
1064
	int			num_queues;
1065 1066
	int			disable_tpa;
	int			int_mode;
1067

1068 1069 1070 1071 1072 1073 1074
	struct tstorm_eth_mac_filter_config	mac_filters;
#define BNX2X_ACCEPT_NONE		0x0000
#define BNX2X_ACCEPT_UNICAST		0x0001
#define BNX2X_ACCEPT_MULTICAST		0x0002
#define BNX2X_ACCEPT_ALL_UNICAST	0x0004
#define BNX2X_ACCEPT_ALL_MULTICAST	0x0008
#define BNX2X_ACCEPT_BROADCAST		0x0010
1075
#define BNX2X_ACCEPT_UNMATCHED_UCAST	0x0020
1076 1077
#define BNX2X_PROMISCUOUS_MODE		0x10000

1078 1079 1080 1081 1082 1083 1084
	u32			rx_mode;
#define BNX2X_RX_MODE_NONE		0
#define BNX2X_RX_MODE_NORMAL		1
#define BNX2X_RX_MODE_ALLMULTI		2
#define BNX2X_RX_MODE_PROMISC		3
#define BNX2X_MAX_MULTICAST		64
#define BNX2X_MAX_EMUL_MULTI		16
1085

1086 1087 1088
	u8			igu_dsb_id;
	u8			igu_base_sb;
	u8			igu_sb_cnt;
1089
	dma_addr_t		def_status_blk_mapping;
1090

1091 1092
	struct bnx2x_slowpath	*slowpath;
	dma_addr_t		slowpath_mapping;
1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104
	struct hw_context	context;

	struct bnx2x_ilt	*ilt;
#define BP_ILT(bp)		((bp)->ilt)
#define ILT_MAX_LINES		128

	int			l2_cid_count;
#define L2_ILT_LINES(bp)	(DIV_ROUND_UP((bp)->l2_cid_count, \
				 ILT_PAGE_CIDS))
#define BNX2X_DB_SIZE(bp)	((bp)->l2_cid_count * (1 << BNX2X_DB_SHIFT))

	int			qm_cid_count;
1105

1106 1107
	int			dropless_fc;

1108 1109 1110 1111 1112
#ifdef BCM_CNIC
	u32			cnic_flags;
#define BNX2X_CNIC_FLAG_MAC_SET		1
	void			*t2;
	dma_addr_t		t2_mapping;
1113
	struct cnic_ops	__rcu	*cnic_ops;
1114 1115 1116
	void			*cnic_data;
	u32			cnic_tag;
	struct cnic_eth_dev	cnic_eth_dev;
1117
	union host_hc_status_block cnic_sb;
1118
	dma_addr_t		cnic_sb_mapping;
1119 1120
#define CNIC_SB_ID(bp)		((bp)->base_fw_ndsb + BP_L_ID(bp))
#define CNIC_IGU_SB_ID(bp)	((bp)->igu_base_sb)
1121 1122 1123 1124 1125 1126 1127
	struct eth_spe		*cnic_kwq;
	struct eth_spe		*cnic_kwq_prod;
	struct eth_spe		*cnic_kwq_cons;
	struct eth_spe		*cnic_kwq_last;
	u16			cnic_kwq_pending;
	u16			cnic_spq_pending;
	struct mutex		cnic_mutex;
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1128 1129
	u8			iscsi_mac[ETH_ALEN];
	u8			fip_mac[ETH_ALEN];
1130 1131
#endif

1132 1133 1134 1135
	int			dmae_ready;
	/* used to synchronize dmae accesses */
	struct mutex		dmae_mutex;

1136 1137 1138
	/* used to protect the FW mail box */
	struct mutex		fw_mb_mutex;

Yitchak Gertner's avatar
Yitchak Gertner committed
1139 1140
	/* used to synchronize stats collecting */
	int			stats_state;
1141 1142 1143 1144

	/* used for synchronization of concurrent threads statistics handling */
	spinlock_t		stats_lock;

Yitchak Gertner's avatar
Yitchak Gertner committed
1145 1146 1147
	/* used by dmae command loader */
	struct dmae_command	stats_dmae;
	int			executer_idx;
1148

Yitchak Gertner's avatar
Yitchak Gertner committed
1149 1150 1151 1152 1153 1154 1155
	u16			stats_counter;
	struct bnx2x_eth_stats	eth_stats;

	struct z_stream_s	*strm;
	void			*gunzip_buf;
	dma_addr_t		gunzip_mapping;
	int			gunzip_outlen;
1156
#define FW_BUF_SIZE			0x8000
1157 1158 1159
#define GUNZIP_BUF(bp)			(bp->gunzip_buf)
#define GUNZIP_PHYS(bp)			(bp->gunzip_mapping)
#define GUNZIP_OUTLEN(bp)		(bp->gunzip_outlen)
1160

1161
	struct raw_op		*init_ops;
1162
	/* Init blocks offsets inside init_ops */
1163
	u16			*init_ops_offsets;
1164
	/* Data blob - has 32 bit granularity */
1165
	u32			*init_data;
1166
	/* Zipped PRAM blobs - raw data */
1167 1168 1169 1170 1171 1172 1173 1174
	const u8		*tsem_int_table_data;
	const u8		*tsem_pram_data;
	const u8		*usem_int_table_data;
	const u8		*usem_pram_data;
	const u8		*xsem_int_table_data;
	const u8		*xsem_pram_data;
	const u8		*csem_int_table_data;
	const u8		*csem_pram_data;
1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186
#define INIT_OPS(bp)			(bp->init_ops)
#define INIT_OPS_OFFSETS(bp)		(bp->init_ops_offsets)
#define INIT_DATA(bp)			(bp->init_data)
#define INIT_TSEM_INT_TABLE_DATA(bp)	(bp->tsem_int_table_data)
#define INIT_TSEM_PRAM_DATA(bp)		(bp->tsem_pram_data)
#define INIT_USEM_INT_TABLE_DATA(bp)	(bp->usem_int_table_data)
#define INIT_USEM_PRAM_DATA(bp)		(bp->usem_pram_data)
#define INIT_XSEM_INT_TABLE_DATA(bp)	(bp->xsem_int_table_data)
#define INIT_XSEM_PRAM_DATA(bp)		(bp->xsem_pram_data)
#define INIT_CSEM_INT_TABLE_DATA(bp)	(bp->csem_int_table_data)
#define INIT_CSEM_PRAM_DATA(bp)		(bp->csem_pram_data)

1187
	char			fw_ver[32];
1188
	const struct firmware	*firmware;
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1189 1190 1191
	/* LLDP params */
	struct bnx2x_config_lldp_params		lldp_config_params;

Shmulik Ravid's avatar
Shmulik Ravid committed
1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205
	/* DCB support on/off */
	u16 dcb_state;
#define BNX2X_DCB_STATE_OFF			0
#define BNX2X_DCB_STATE_ON			1

	/* DCBX engine mode */
	int dcbx_enabled;
#define BNX2X_DCBX_ENABLED_OFF			0
#define BNX2X_DCBX_ENABLED_ON_NEG_OFF		1
#define BNX2X_DCBX_ENABLED_ON_NEG_ON		2
#define BNX2X_DCBX_ENABLED_INVALID		(-1)

	bool dcbx_mode_uset;

Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1206 1207 1208 1209 1210 1211 1212 1213
	struct bnx2x_config_dcbx_params		dcbx_config_params;

	struct bnx2x_dcbx_port_params		dcbx_port_params;
	int					dcb_version;

	/* DCBX Negotation results */
	struct dcbx_features			dcbx_local_feat;
	u32					dcbx_error;
1214 1215
};

1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241
/**
 *	Init queue/func interface
 */
/* queue init flags */
#define QUEUE_FLG_TPA		0x0001
#define QUEUE_FLG_CACHE_ALIGN	0x0002
#define QUEUE_FLG_STATS		0x0004
#define QUEUE_FLG_OV		0x0008
#define QUEUE_FLG_VLAN		0x0010
#define QUEUE_FLG_COS		0x0020
#define QUEUE_FLG_HC		0x0040
#define QUEUE_FLG_DHC		0x0080
#define QUEUE_FLG_OOO		0x0100

#define QUEUE_DROP_IP_CS_ERR	TSTORM_ETH_CLIENT_CONFIG_DROP_IP_CS_ERR
#define QUEUE_DROP_TCP_CS_ERR	TSTORM_ETH_CLIENT_CONFIG_DROP_TCP_CS_ERR
#define QUEUE_DROP_TTL0		TSTORM_ETH_CLIENT_CONFIG_DROP_TTL0
#define QUEUE_DROP_UDP_CS_ERR	TSTORM_ETH_CLIENT_CONFIG_DROP_UDP_CS_ERR



/* rss capabilities */
#define RSS_IPV4_CAP		0x0001
#define RSS_IPV4_TCP_CAP	0x0002
#define RSS_IPV6_CAP		0x0004
#define RSS_IPV6_TCP_CAP	0x0008
1242

1243
#define BNX2X_NUM_QUEUES(bp)	(bp->num_queues)
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1244 1245 1246 1247 1248 1249 1250 1251
#define BNX2X_NUM_ETH_QUEUES(bp) (BNX2X_NUM_QUEUES(bp) - NONE_ETH_CONTEXT_USE)

/* ethtool statistics are displayed for all regular ethernet queues and the
 * fcoe L2 queue if not disabled
 */
#define BNX2X_NUM_STAT_QUEUES(bp) (NO_FCOE(bp) ? BNX2X_NUM_ETH_QUEUES(bp) : \
			   (BNX2X_NUM_ETH_QUEUES(bp) + FCOE_CONTEXT_USE))

1252
#define is_multi(bp)		(BNX2X_NUM_QUEUES(bp) > 1)
1253

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1254
#define BNX2X_MAX_QUEUES(bp)	(bp->igu_sb_cnt - CNIC_CONTEXT_USE)
1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268

#define RSS_IPV4_CAP_MASK						\
	TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY

#define RSS_IPV4_TCP_CAP_MASK						\
	TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY

#define RSS_IPV6_CAP_MASK						\
	TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY

#define RSS_IPV6_TCP_CAP_MASK						\
	TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY

/* func init flags */
1269 1270 1271 1272
#define FUNC_FLG_STATS		0x0001
#define FUNC_FLG_TPA		0x0002
#define FUNC_FLG_SPQ		0x0004
#define FUNC_FLG_LEADING	0x0008	/* PF only */
1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346

struct rxq_pause_params {
	u16		bd_th_lo;
	u16		bd_th_hi;
	u16		rcq_th_lo;
	u16		rcq_th_hi;
	u16		sge_th_lo; /* valid iff QUEUE_FLG_TPA */
	u16		sge_th_hi; /* valid iff QUEUE_FLG_TPA */
	u16		pri_map;
};

struct bnx2x_rxq_init_params {
	/* cxt*/
	struct eth_context *cxt;

	/* dma */
	dma_addr_t	dscr_map;
	dma_addr_t	sge_map;
	dma_addr_t	rcq_map;
	dma_addr_t	rcq_np_map;

	u16		flags;
	u16		drop_flags;
	u16		mtu;
	u16		buf_sz;
	u16		fw_sb_id;
	u16		cl_id;
	u16		spcl_id;
	u16		cl_qzone_id;

	/* valid iff QUEUE_FLG_STATS */
	u16		stat_id;

	/* valid iff QUEUE_FLG_TPA */
	u16		tpa_agg_sz;
	u16		sge_buf_sz;
	u16		max_sges_pkt;

	/* valid iff QUEUE_FLG_CACHE_ALIGN */
	u8		cache_line_log;

	u8		sb_cq_index;
	u32		cid;

	/* desired interrupts per sec. valid iff QUEUE_FLG_HC */
	u32		hc_rate;
};

struct bnx2x_txq_init_params {
	/* cxt*/
	struct eth_context *cxt;

	/* dma */
	dma_addr_t	dscr_map;

	u16		flags;
	u16		fw_sb_id;
	u8		sb_cq_index;
	u8		cos;		/* valid iff QUEUE_FLG_COS */
	u16		stat_id;	/* valid iff QUEUE_FLG_STATS */
	u16		traffic_type;
	u32		cid;
	u16		hc_rate;	/* desired interrupts per sec.*/
					/* valid iff QUEUE_FLG_HC */

};

struct bnx2x_client_ramrod_params {
	int *pstate;
	int state;
	u16 index;
	u16 cl_id;
	u32 cid;
	u8 poll;
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1347
#define CLIENT_IS_FCOE			0x01
1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379
#define CLIENT_IS_LEADING_RSS		0x02
	u8 flags;
};

struct bnx2x_client_init_params {
	struct rxq_pause_params pause;
	struct bnx2x_rxq_init_params rxq_params;
	struct bnx2x_txq_init_params txq_params;
	struct bnx2x_client_ramrod_params ramrod_params;
};

struct bnx2x_rss_params {
	int	mode;
	u16	cap;
	u16	result_mask;
};

struct bnx2x_func_init_params {

	/* rss */
	struct bnx2x_rss_params *rss;	/* valid iff FUNC_FLG_RSS */

	/* dma */
	dma_addr_t	fw_stat_map;	/* valid iff FUNC_FLG_STATS */
	dma_addr_t	spq_map;	/* valid iff FUNC_FLG_SPQ */

	u16		func_flgs;
	u16		func_id;	/* abs fid */
	u16		pf_id;
	u16		spq_prod;	/* valid iff FUNC_FLG_SPQ */
};

Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392
#define for_each_eth_queue(bp, var) \
			for (var = 0; var < BNX2X_NUM_ETH_QUEUES(bp); var++)

#define for_each_nondefault_eth_queue(bp, var) \
			for (var = 1; var < BNX2X_NUM_ETH_QUEUES(bp); var++)

#define for_each_napi_queue(bp, var) \
	for (var = 0; \
		var < BNX2X_NUM_ETH_QUEUES(bp) + FCOE_CONTEXT_USE; var++) \
		if (skip_queue(bp, var))	\
			continue;		\
		else

Eilon Greenstein's avatar
Eilon Greenstein committed
1393
#define for_each_queue(bp, var) \
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410
	for (var = 0; var < BNX2X_NUM_QUEUES(bp); var++) \
		if (skip_queue(bp, var))	\
			continue;		\
		else

#define for_each_rx_queue(bp, var) \
	for (var = 0; var < BNX2X_NUM_QUEUES(bp); var++) \
		if (skip_rx_queue(bp, var))	\
			continue;		\
		else

#define for_each_tx_queue(bp, var) \
	for (var = 0; var < BNX2X_NUM_QUEUES(bp); var++) \
		if (skip_tx_queue(bp, var))	\
			continue;		\
		else

1411
#define for_each_nondefault_queue(bp, var) \
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1412 1413 1414 1415
	for (var = 1; var < BNX2X_NUM_QUEUES(bp); var++) \
		if (skip_queue(bp, var))	\
			continue;		\
		else
1416

Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1417
/* skip rx queue
1418
 * if FCOE l2 support is disabled and this is the fcoe L2 queue
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1419 1420 1421 1422
 */
#define skip_rx_queue(bp, idx)	(NO_FCOE(bp) && IS_FCOE_IDX(idx))

/* skip tx queue
1423
 * if FCOE l2 support is disabled and this is the fcoe L2 queue
Vladislav Zolotarov's avatar
Vladislav Zolotarov committed
1424 1425 1426 1427
 */
#define skip_tx_queue(bp, idx)	(NO_FCOE(bp) && IS_FCOE_IDX(idx))

#define skip_queue(bp, idx)	(NO_FCOE(bp) && IS_FCOE_IDX(idx))
1428

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1429 1430 1431 1432
#define WAIT_RAMROD_POLL	0x01
#define WAIT_RAMROD_COMMON	0x02

/* dmae */
Yaniv Rosner's avatar
Yaniv Rosner committed
1433 1434 1435
void bnx2x_read_dmae(struct bnx2x *bp, u32 src_addr, u32 len32);
void bnx2x_write_dmae(struct bnx2x *bp, dma_addr_t dma_addr, u32 dst_addr,
		      u32 len32);
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1436 1437 1438 1439 1440 1441
void bnx2x_post_dmae(struct bnx2x *bp, struct dmae_command *dmae, int idx);
u32 bnx2x_dmae_opcode_add_comp(u32 opcode, u8 comp_type);
u32 bnx2x_dmae_opcode_clr_src_reset(u32 opcode);
u32 bnx2x_dmae_opcode(struct bnx2x *bp, u8 src_type, u8 dst_type,
		      bool with_comp, u8 comp_type);

Eilon Greenstein's avatar
Eilon Greenstein committed
1442
int bnx2x_get_gpio(struct bnx2x *bp, int gpio_num, u8 port);
1443
int bnx2x_set_gpio(struct bnx2x *bp, int gpio_num, u32 mode, u8 port);
Eilon Greenstein's avatar
Eilon Greenstein committed
1444
int bnx2x_set_gpio_int(struct bnx2x *bp, int gpio_num, u32 mode, u8 port);
Yaniv Rosner's avatar
Yaniv Rosner committed
1445
u32 bnx2x_fw_command(struct bnx2x *bp, u32 command, u32 param);
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1446

1447 1448 1449 1450
void bnx2x_calc_fc_adv(struct bnx2x *bp);
int bnx2x_sp_post(struct bnx2x *bp, int command, int cid,
		  u32 data_hi, u32 data_lo, int common);
void bnx2x_update_coalesce(struct bnx2x *bp);
Yaniv Rosner's avatar
Yaniv Rosner committed
1451
int bnx2x_get_link_cfg_idx(struct bnx2x *bp);
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1452

1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468
static inline u32 reg_poll(struct bnx2x *bp, u32 reg, u32 expected, int ms,
			   int wait)
{
	u32 val;

	do {
		val = REG_RD(bp, reg);
		if (val == expected)
			break;
		ms -= wait;
		msleep(wait);

	} while (ms > 0);

	return val;
}
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1469

1470 1471
#define BNX2X_ILT_ZALLOC(x, y, size) \
	do { \
1472
		x = dma_alloc_coherent(&bp->pdev->dev, size, y, GFP_KERNEL); \
1473 1474 1475 1476 1477 1478 1479
		if (x) \
			memset(x, 0, size); \
	} while (0)

#define BNX2X_ILT_FREE(x, y, size) \
	do { \
		if (x) { \
1480
			dma_free_coherent(&bp->pdev->dev, size, x, y); \
1481 1482 1483 1484 1485 1486 1487 1488 1489
			x = NULL; \
			y = 0; \
		} \
	} while (0)

#define ILOG2(x)	(ilog2((x)))

#define ILT_NUM_PAGE_ENTRIES	(3072)
/* In 57710/11 we use whole table since we have 8 func
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1490 1491
 * In 57712 we have only 4 func, but use same size per func, then only half of
 * the table in use
1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503
 */
#define ILT_PER_FUNC		(ILT_NUM_PAGE_ENTRIES/8)

#define FUNC_ILT_BASE(func)	(func * ILT_PER_FUNC)
/*
 * the phys address is shifted right 12 bits and has an added
 * 1=valid bit added to the 53rd bit
 * then since this is a wide register(TM)
 * we split it into two 32 bit writes
 */
#define ONCHIP_ADDR1(x)		((u32)(((u64)x >> 12) & 0xFFFFFFFF))
#define ONCHIP_ADDR2(x)		((u32)((1 << 20) | ((u64)x >> 44)))
1504 1505 1506 1507 1508 1509 1510

/* load/unload mode */
#define LOAD_NORMAL			0
#define LOAD_OPEN			1
#define LOAD_DIAG			2
#define UNLOAD_NORMAL			0
#define UNLOAD_CLOSE			1
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1511
#define UNLOAD_RECOVERY			2
1512

Yitchak Gertner's avatar
Yitchak Gertner committed
1513

1514
/* DMAE command defines */
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533
#define DMAE_TIMEOUT			-1
#define DMAE_PCI_ERROR			-2	/* E2 and onward */
#define DMAE_NOT_RDY			-3
#define DMAE_PCI_ERR_FLAG		0x80000000

#define DMAE_SRC_PCI			0
#define DMAE_SRC_GRC			1

#define DMAE_DST_NONE			0
#define DMAE_DST_PCI			1
#define DMAE_DST_GRC			2

#define DMAE_COMP_PCI			0
#define DMAE_COMP_GRC			1

/* E2 and onward - PCI error handling in the completion */

#define DMAE_COMP_REGULAR		0
#define DMAE_COM_SET_ERR		1
1534

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1535 1536 1537 1538
#define DMAE_CMD_SRC_PCI		(DMAE_SRC_PCI << \
						DMAE_COMMAND_SRC_SHIFT)
#define DMAE_CMD_SRC_GRC		(DMAE_SRC_GRC << \
						DMAE_COMMAND_SRC_SHIFT)
1539

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1540 1541 1542 1543 1544 1545 1546 1547 1548
#define DMAE_CMD_DST_PCI		(DMAE_DST_PCI << \
						DMAE_COMMAND_DST_SHIFT)
#define DMAE_CMD_DST_GRC		(DMAE_DST_GRC << \
						DMAE_COMMAND_DST_SHIFT)

#define DMAE_CMD_C_DST_PCI		(DMAE_COMP_PCI << \
						DMAE_COMMAND_C_DST_SHIFT)
#define DMAE_CMD_C_DST_GRC		(DMAE_COMP_GRC << \
						DMAE_COMMAND_C_DST_SHIFT)
1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563

#define DMAE_CMD_C_ENABLE		DMAE_COMMAND_C_TYPE_ENABLE

#define DMAE_CMD_ENDIANITY_NO_SWAP	(0 << DMAE_COMMAND_ENDIANITY_SHIFT)
#define DMAE_CMD_ENDIANITY_B_SWAP	(1 << DMAE_COMMAND_ENDIANITY_SHIFT)
#define DMAE_CMD_ENDIANITY_DW_SWAP	(2 << DMAE_COMMAND_ENDIANITY_SHIFT)
#define DMAE_CMD_ENDIANITY_B_DW_SWAP	(3 << DMAE_COMMAND_ENDIANITY_SHIFT)

#define DMAE_CMD_PORT_0			0
#define DMAE_CMD_PORT_1			DMAE_COMMAND_PORT

#define DMAE_CMD_SRC_RESET		DMAE_COMMAND_SRC_RESET
#define DMAE_CMD_DST_RESET		DMAE_COMMAND_DST_RESET
#define DMAE_CMD_E1HVN_SHIFT		DMAE_COMMAND_E1HVN_SHIFT

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1564 1565 1566 1567 1568 1569 1570 1571 1572
#define DMAE_SRC_PF			0
#define DMAE_SRC_VF			1

#define DMAE_DST_PF			0
#define DMAE_DST_VF			1

#define DMAE_C_SRC			0
#define DMAE_C_DST			1

1573
#define DMAE_LEN32_RD_MAX		0x80
1574
#define DMAE_LEN32_WR_MAX(bp)		(CHIP_IS_E1(bp) ? 0x400 : 0x2000)
1575

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1576 1577
#define DMAE_COMP_VAL			0x60d0d0ae /* E2 and on - upper bit
							indicates eror */
1578 1579

#define MAX_DMAE_C_PER_PORT		8
1580
#define INIT_DMAE_C(bp)			(BP_PORT(bp) * MAX_DMAE_C_PER_PORT + \
1581
					 BP_E1HVN(bp))
1582
#define PMF_DMAE_C(bp)			(BP_PORT(bp) * MAX_DMAE_C_PER_PORT + \
1583 1584
					 E1HVN_MAX)

Eliezer Tamir's avatar
Eliezer Tamir committed
1585 1586 1587 1588 1589
/* PCIE link and speed */
#define PCICFG_LINK_WIDTH		0x1f00000
#define PCICFG_LINK_WIDTH_SHIFT		20
#define PCICFG_LINK_SPEED		0xf0000
#define PCICFG_LINK_SPEED_SHIFT		16
1590

Yitchak Gertner's avatar
Yitchak Gertner committed
1591

1592
#define BNX2X_NUM_TESTS			7
Yitchak Gertner's avatar
Yitchak Gertner committed
1593

1594 1595 1596 1597
#define BNX2X_PHY_LOOPBACK		0
#define BNX2X_MAC_LOOPBACK		1
#define BNX2X_PHY_LOOPBACK_FAILED	1
#define BNX2X_MAC_LOOPBACK_FAILED	2
Yitchak Gertner's avatar
Yitchak Gertner committed
1598 1599
#define BNX2X_LOOPBACK_FAILED		(BNX2X_MAC_LOOPBACK_FAILED | \
					 BNX2X_PHY_LOOPBACK_FAILED)
Eliezer Tamir's avatar
Eliezer Tamir committed
1600

1601 1602 1603

#define STROM_ASSERT_ARRAY_SIZE		50

Eliezer Tamir's avatar
Eliezer Tamir committed
1604

1605
/* must be used on a CID before placing it on a HW ring */
1606 1607
#define HW_CID(bp, x)			((BP_PORT(bp) << 23) | \
					 (BP_E1HVN(bp) << 17) | (x))
1608 1609 1610 1611 1612

#define SP_DESC_CNT		(BCM_PAGE_SIZE / sizeof(struct eth_spe))
#define MAX_SP_DESC_CNT			(SP_DESC_CNT - 1)


1613
#define BNX2X_BTR			4
1614
#define MAX_SPQ_PENDING			8
1615 1616


1617 1618 1619 1620 1621 1622
/* CMNG constants
   derived from lab experiments, and not from system spec calculations !!! */
#define DEF_MIN_RATE			100
/* resolution of the rate shaping timer - 100 usec */
#define RS_PERIODIC_TIMEOUT_USEC	100
/* resolution of fairness algorithm in usecs -
Eilon Greenstein's avatar
Eilon Greenstein committed
1623
   coefficient for calculating the actual t fair */
1624 1625
#define T_FAIR_COEF			10000000
/* number of bytes in single QM arbitration cycle -
Eilon Greenstein's avatar
Eilon Greenstein committed
1626
   coefficient for calculating the fairness timer */
1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644
#define QM_ARB_BYTES			40000
#define FAIR_MEM			2


#define ATTN_NIG_FOR_FUNC		(1L << 8)
#define ATTN_SW_TIMER_4_FUNC		(1L << 9)
#define GPIO_2_FUNC			(1L << 10)
#define GPIO_3_FUNC			(1L << 11)
#define GPIO_4_FUNC			(1L << 12)
#define ATTN_GENERAL_ATTN_1		(1L << 13)
#define ATTN_GENERAL_ATTN_2		(1L << 14)
#define ATTN_GENERAL_ATTN_3		(1L << 15)
#define ATTN_GENERAL_ATTN_4		(1L << 13)
#define ATTN_GENERAL_ATTN_5		(1L << 14)
#define ATTN_GENERAL_ATTN_6		(1L << 15)

#define ATTN_HARD_WIRED_MASK		0xff00
#define ATTENTION_ID			4
1645 1646


1647 1648 1649 1650 1651
/* stuff added to make the code fit 80Col */

#define BNX2X_PMF_LINK_ASSERT \
	GENERAL_ATTEN_OFFSET(LINK_SYNC_ATTENTION_BIT_FUNC_0 + BP_FUNC(bp))

1652 1653 1654 1655 1656 1657 1658 1659 1660
#define BNX2X_MC_ASSERT_BITS \
	(GENERAL_ATTEN_OFFSET(TSTORM_FATAL_ASSERT_ATTENTION_BIT) | \
	 GENERAL_ATTEN_OFFSET(USTORM_FATAL_ASSERT_ATTENTION_BIT) | \
	 GENERAL_ATTEN_OFFSET(CSTORM_FATAL_ASSERT_ATTENTION_BIT) | \
	 GENERAL_ATTEN_OFFSET(XSTORM_FATAL_ASSERT_ATTENTION_BIT))

#define BNX2X_MCP_ASSERT \
	GENERAL_ATTEN_OFFSET(MCP_FATAL_ASSERT_ATTENTION_BIT)

1661 1662 1663 1664 1665 1666 1667 1668
#define BNX2X_GRC_TIMEOUT	GENERAL_ATTEN_OFFSET(LATCHED_ATTN_TIMEOUT_GRC)
#define BNX2X_GRC_RSV		(GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCR) | \
				 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCT) | \
				 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCN) | \
				 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCU) | \
				 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCP) | \
				 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RSVD_GRC))

1669 1670 1671 1672 1673
#define HW_INTERRUT_ASSERT_SET_0 \
				(AEU_INPUTS_ATTN_BITS_TSDM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_TCM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_TSEMI_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_PBF_HW_INTERRUPT)
1674
#define HW_PRTY_ASSERT_SET_0	(AEU_INPUTS_ATTN_BITS_BRB_PARITY_ERROR | \
1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690
				 AEU_INPUTS_ATTN_BITS_PARSER_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_TSDM_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_SEARCHER_PARITY_ERROR |\
				 AEU_INPUTS_ATTN_BITS_TSEMI_PARITY_ERROR)
#define HW_INTERRUT_ASSERT_SET_1 \
				(AEU_INPUTS_ATTN_BITS_QM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_TIMERS_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_XSDM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_XCM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_XSEMI_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_USDM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_UCM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_USEMI_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_UPB_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_CSDM_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_CCM_HW_INTERRUPT)
1691
#define HW_PRTY_ASSERT_SET_1	(AEU_INPUTS_ATTN_BITS_PBCLIENT_PARITY_ERROR |\
1692 1693 1694
				 AEU_INPUTS_ATTN_BITS_QM_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_XSDM_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_XSEMI_PARITY_ERROR | \
1695 1696
				 AEU_INPUTS_ATTN_BITS_DOORBELLQ_PARITY_ERROR |\
			     AEU_INPUTS_ATTN_BITS_VAUX_PCI_CORE_PARITY_ERROR |\
1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707
				 AEU_INPUTS_ATTN_BITS_DEBUG_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_USDM_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_USEMI_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_UPB_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_CSDM_PARITY_ERROR)
#define HW_INTERRUT_ASSERT_SET_2 \
				(AEU_INPUTS_ATTN_BITS_CSEMI_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_CDU_HW_INTERRUPT | \
				 AEU_INPUTS_ATTN_BITS_DMAE_HW_INTERRUPT | \
			AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_HW_INTERRUPT |\
				 AEU_INPUTS_ATTN_BITS_MISC_HW_INTERRUPT)
1708
#define HW_PRTY_ASSERT_SET_2	(AEU_INPUTS_ATTN_BITS_CSEMI_PARITY_ERROR | \
1709 1710 1711 1712 1713 1714 1715
				 AEU_INPUTS_ATTN_BITS_PXP_PARITY_ERROR | \
			AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR |\
				 AEU_INPUTS_ATTN_BITS_CFC_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_CDU_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_IGU_PARITY_ERROR | \
				 AEU_INPUTS_ATTN_BITS_MISC_PARITY_ERROR)

1716 1717 1718 1719
#define HW_PRTY_ASSERT_SET_3 (AEU_INPUTS_ATTN_BITS_MCP_LATCHED_ROM_PARITY | \
		AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_RX_PARITY | \
		AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_TX_PARITY | \
		AEU_INPUTS_ATTN_BITS_MCP_LATCHED_SCPAD_PARITY)
1720

1721
#define RSS_FLAGS(bp) \
1722 1723 1724 1725
		(TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY | \
		 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY | \
		 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY | \
		 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY | \
Eilon Greenstein's avatar
Eilon Greenstein committed
1726 1727
		 (bp->multi_mode << \
		  TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_MODE_SHIFT))
1728
#define MULTI_MASK			0x7f
1729 1730

#define BNX2X_SP_DSB_INDEX \
1731 1732
		(&bp->def_status_blk->sp_sb.\
					index_values[HC_SP_INDEX_ETH_DEF_CONS])
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1733

1734 1735 1736 1737 1738
#define SET_FLAG(value, mask, flag) \
	do {\
		(value) &= ~(mask);\
		(value) |= ((flag) << (mask##_SHIFT));\
	} while (0)
1739

1740 1741
#define GET_FLAG(value, mask) \
	(((value) &= (mask)) >> (mask##_SHIFT))
1742

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1743 1744 1745
#define GET_FIELD(value, fname) \
	(((value) & (fname##_MASK)) >> (fname##_SHIFT))

1746
#define CAM_IS_INVALID(x) \
1747 1748 1749
	(GET_FLAG(x.flags, \
	MAC_CONFIGURATION_ENTRY_ACTION_TYPE) == \
	(T_ETH_MAC_COMMAND_INVALIDATE))
1750

1751 1752 1753 1754
/* Number of u32 elements in MC hash array */
#define MC_HASH_SIZE			8
#define MC_HASH_OFFSET(bp, i)		(BAR_TSTRORM_INTMEM + \
	TSTORM_APPROXIMATE_MATCH_MULTICAST_FILTERING_OFFSET(BP_FUNC(bp)) + i*4)
1755 1756


1757 1758 1759 1760
#ifndef PXP2_REG_PXP2_INT_STS
#define PXP2_REG_PXP2_INT_STS		PXP2_REG_PXP2_INT_STS_0
#endif

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1761 1762 1763
#ifndef ETH_MAX_RX_CLIENTS_E2
#define ETH_MAX_RX_CLIENTS_E2		ETH_MAX_RX_CLIENTS_E1H
#endif
Dmitry Kravkov's avatar
Dmitry Kravkov committed
1764

1765 1766 1767
#define BNX2X_VPD_LEN			128
#define VENDOR_ID_LEN			4

1768 1769 1770 1771 1772 1773 1774 1775
/* Congestion management fairness mode */
#define CMNG_FNS_NONE		0
#define CMNG_FNS_MINMAX		1

#define HC_SEG_ACCESS_DEF		0   /*Driver decision 0-3*/
#define HC_SEG_ACCESS_ATTN		4
#define HC_SEG_ACCESS_NORM		0   /*Driver decision 0-1*/

1776 1777 1778 1779 1780 1781
#ifdef BNX2X_MAIN
#define BNX2X_EXTERN
#else
#define BNX2X_EXTERN extern
#endif

Dmitry Kravkov's avatar
Dmitry Kravkov committed
1782
BNX2X_EXTERN int load_count[2][3]; /* per path: 0-common, 1-port0, 2-port1 */
1783

1784 1785
extern void bnx2x_set_ethtool_ops(struct net_device *netdev);

1786
#endif /* bnx2x.h */