Commit 07a80e49 authored by Ralf Baechle's avatar Ralf Baechle

[MIPS] Sibyte: pin timer interrupt to their cores.

Or strange things will happen.
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent a57c2289
...@@ -143,7 +143,10 @@ void __cpuinit sb1480_clockevent_init(void) ...@@ -143,7 +143,10 @@ void __cpuinit sb1480_clockevent_init(void)
action->handler = sibyte_counter_handler; action->handler = sibyte_counter_handler;
action->flags = IRQF_DISABLED | IRQF_PERCPU; action->flags = IRQF_DISABLED | IRQF_PERCPU;
action->mask = cpumask_of_cpu(cpu);
action->name = name; action->name = name;
action->dev_id = cd; action->dev_id = cd;
irq_set_affinity(irq, cpumask_of_cpu(cpu));
setup_irq(irq, action); setup_irq(irq, action);
} }
...@@ -142,7 +142,10 @@ void __cpuinit sb1250_clockevent_init(void) ...@@ -142,7 +142,10 @@ void __cpuinit sb1250_clockevent_init(void)
action->handler = sibyte_counter_handler; action->handler = sibyte_counter_handler;
action->flags = IRQF_DISABLED | IRQF_PERCPU; action->flags = IRQF_DISABLED | IRQF_PERCPU;
action->mask = cpumask_of_cpu(cpu);
action->name = name; action->name = name;
action->dev_id = cd; action->dev_id = cd;
irq_set_affinity(irq, cpumask_of_cpu(cpu));
setup_irq(irq, action); setup_irq(irq, action);
} }
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment